Signal processing delay circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5878097
SERIAL NO

08865704

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A signal processing delay circuit is fabricated as a semiconductor integration circuit to cope with increase in the data transfer speed and data recording and reproducing density on a recording medium. In the delay circuit, the amount of delay of a reference delay circuit of a delay PLL is controlled to take a fixed value independent of deviation in quality of the semiconductor circuit, change in power, and alteration in temperature. A control signal supervising the delay amount of the reference delay circuit is employed to control amounts of delay of input signals supplied to a window adjustment delay circuit of a window adjustment circuit and a T/2 generation delay circuit generating a synchronizing signal. Each of these delay circuits includes an analog variable delay circuit having the same configuration. The window adjustment delay circuit is supervised by a signal obtained by weighting the control signal by a D/A converter. A data acquisition circuit and a data write circuit each include an analog variable delay circuit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITACHI LTDCHIYODA-KU TOKYO 100-8280

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hase, Kenichi Yokohama, JP 16 415
Horita, Ryutaro Yokohama, JP 24 450
Ishida, Yoshiteru Odawara, JP 11 221
Kimura, Hiroshi Takasaki, JP 313 3789
Nara, Takashi Takasaki, JP 82 930
Watanabe, Kunio Yokohama, JP 128 1698

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation