Capacitively coupled successive approximation ultra low power analog-to-digital converter
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 9, 1999
Grant Date -
N/A
app pub date -
Nov 7, 1996
filing date -
Nov 7, 1995
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A capacitively-coupled successive approximation analog-to-digital converter utilizes a capacitively coupled multiplying digital to analog converter to generate a succession of voltages which are compared to the input voltage to be digitized. The capacitively coupled multiplying digital to analog converter generates the required succession of analog voltage levels utilizing very low power in response to digital signals. A double-sided version of the invention processes differential inputs with improved common-non-ideality mode rejection.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully