Method for electric leaf cell circuit placement and timing determination
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 16, 1999
Issued Date -
N/A
app pub date -
Feb 27, 1997
filing date -
Apr 25, 1994
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method for determining the location of electric leaf cell circuits within the architecture of a semiconductor chip includes determination of the longest signal delays through an electric leaf cell circuit by evaluating independent channel connected components, reorganizing the circuit elements of each channel under evaluation into acyclic form, restructuring the acyclic form of channel connected components within the electric leaf cell circuits being structurally positioned in the chip architecture by selected reduction processes, determining input state vectors for each input and output pin connection pair of the electric leaf cell circuit in which an input pin connection state change is reflected in an output connection pin state change, and determining placement of the leaf cell within a semiconductor circuit module with reference to the greatest delay within each leaf cell.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully