Architecture for an I/O processor that integrates a PCI to PCI bridge

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5884027
SERIAL NO

08870141

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A multi-functional device that integrates a high performance processor into a PCI to PCI bus bridge. The invention consolidates a high performance processor, a PCI to PCI bus bridge, PCI bus-processor address translation unit, direct memory acces's (DMA) controller, memory controller, secondary PCI bus arbitration unit, inter-integrated circuit (I.sup.2 C) bus interface unit, advanced programmable interrupt (APIC) bus interface unit, and a messaging unit into a single system which utilizes a local memory. The PCI bus is an industry standard high performance, low latency system bus. The PCI to PCI bridge provides a connection path between two independent 32-bit PCI buses and provides the ability to overcome PCI electrical loading limits. The addition of the local processor brings intelligence to the PCI bus bridge.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INTEL CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Eskandari, Nick Chandler, AZ 1 175
Garbus, Elliot Scottsdale, AZ 10 507
Goldschmidt, Marc Tempe, AZ 3 303
Sankhagowit, Peter Phoenix, AZ 2 175

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation