Method and apparatus for a trace buffer in an emulation system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5884066
SERIAL NO

08855908

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A tracing method and apparatus for a digital emulation system. The invention allows trace information to be obtained during the emulation of a digital circuit that includes a clock signal. Input signal states are sensed and stored each clock cycle. The internal state of the emulated digital circuit is also stored. By using the stored input signal states and internal states, the states of other signals in the emulated digital circuit are derived.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • CADENCE DESIGN SYSTEMS, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kuijsten, Han Oakland, CA 3 179

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation