Multiprocessor system providing enhanced efficiency of accessing page mode memory by master processor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5887188
SERIAL NO

07566722

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a multiprocessor system in which a master processor and a plurality of slave processors access in common a page mode memory, each slave processor functions such that upon completion of a memory access by the slave processor, the page address which was being accessed prior to that access by the slave processor is reloaded into the page buffer of the memory. Since in general each access by a slave processor is preceded by and followed by an access by the master processor, generally to the same page of the memory, this reduces the number of long accesses that must be executed by the master processor as a result of intervening accesses by slave processors.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Wakatani, Akiyoshi Osaka, JP 7 58

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation