Structure for bonding semiconductor device to substrate

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5889326
SERIAL NO

08804977

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Au bump is provided on an Al pad of a semiconductor chip. Substrate pads are arranged at predetermined pitches on a circuit board. In each substrate pad, the length (L) of a first side parallel to the array direction is shorter than the length (M) of a second side which is orthogonal to the first side. The substrate pads are formed so that the length (L) of the first side is smaller than the diameter of the Au bump and the length (M) of the second side is larger than the diameter of the Au bump. A solder bump is formed on each substrate pad and it melts to cover the Au bump. At the time of bonding, the width of the solder bump in the direction parallel to the first side is smaller than the diameter of the Au bump, and the width thereof in the direction parallel to the second side is greater than the diameter of the Au bump.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
GODO KAISHA IP BRIDGE 1TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Tanaka, Kei Tokyo, JP 106 1354

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation