Method and apparatus for generating event handler vectors based on both operating mode and event type

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5889982
SERIAL NO

08498696

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for handling events, such as those which occur in a processor. An event vector is formed by combining event type information indicating a type of event in the processor and mode information indicating an operating mode of the processor. A microcode event handler vector is generated therefrom, for example, by referencing a lookup table. The microcode event handler vector is then used for invoking a microcode event handler to handle occurrence of these events in the processor. By the formation of an event vector, and the microcode event handler vector, execution performance is increased due to avoiding conditional branching within the processor, such as modem high performance architectures, including those which execute instructions in and out-of-order.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fetterman, Michael A Hillsboro, OR 41 1867
Huang, Joel Portland, OR 5 183
Huck, Kamla Portland, OR 2 167
Rodgers, Scott Dion Hillsboro, OR 49 864
Vidwans, Rohit Beaverton, OR 3 114

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation