Integrated circuit floor plan optimization system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5898597
SERIAL NO

08798652

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for planning floor allocation of an integrated circuit to each function is disclosed. To provide enough core space to each of the functions and to meet some cost functions such as space utilization requirement of each of the functions, the disclosed method divides the core space to a grid of elementary regions. Then, pieces of the core space are defined and the pieces containing the borders and the overlapping areas of the functions are identified. Then, the identified pieces are used shift the allocated capacities of the functions as to shift excess capacity or core space from the functions with excess capacity to the functions with a shortage of capacity.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • BELL SEMICONDUCTOR, LLC

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Andreev, Alexander E Moskovskaga Oblast, RU 147 4400
Pavisic, Ivan Cupertino, CA 56 1756
Scepanovic, Ranko San Jose, CA 165 5888

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation