Carry chain circuit with flexible carry function for implementing arithmetic and logical functions
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 27, 1999
Grant Date -
N/A
app pub date -
Jan 25, 1996
filing date -
Jan 25, 1996
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An improved arithmetic logic unit (ALU) of an erasable-programmable logic device (EPLD) with a flexible, programmable carry function allows a broad range of functions to be implemented. The inventive circuit utilizes a separately configurable carry chain with multiple logic and arithmetic function capabilities.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully