Organic controlled collapse chip connector (C4) ball grid array (BGA) chip carrier with dual thermal expansion rates

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5900675
SERIAL NO

08840518

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit chip package with an integrated chip carrier having differing coefficients of thermal expansion (CTE) in the x-y plane. The chip carrier is comprised of two main regions. The first is a core region having a CTE approximately equal to that of the semiconductor chip CTE. This core region also has approximately the same dimensions in the x-y plane as the semiconductor chip. The chip is mounted just above this core region. The second region is a peripheral region which surrounds the core region in the x-y plane. This second region has a CTE approximately equal to that of the printed circuit board CTE. During thermal cycling, the materials expand and contract. The core region expands at nearly the same rate as the chip and the area outside the chip footprint, the peripheral region, expands at a rate similar to that of the printed circuit board. This characteristic prevents thermal stress-induced fatigue on the package components and solder joints.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
GLOBALFOUNDRIES INCCAYMAN ISLANDS GRAND CAYMAN GRAND CAYMAN CAYMAN ISLANDS

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Appelt, Bernd Karl-Heinz Apalachia, NY 7 344
Farquhar, Donald Seton Endicott, NY 35 853
Japp, Robert Maynard Vestal, NY 31 417
Papathomas, Konstantinos I Endicott, NY 76 1555

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation