ATM cell buffer managing system in ATM node equipment
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 4, 1999
Grant Date -
N/A
app pub date -
Sep 20, 1996
filing date -
Sep 27, 1995
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
In an ATM cell buffer managing system in an ATM node equipment, a buffer occupied amount of each individual logical channel of a buffer memory is measured by a buffer occupied amount counting portion, and a threshold value for each individual logical channel is dynamically derived on the basis of the measured buffer occupied amount for making judgement whether an input ATM cell can be received or not per each logical channel. By this, in the buffer memory, effective throughput of upper layer packet level can be improved.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully