Computer memory subsystem and method for performing opportunistic write data transfers during an access latency period within a read or refresh operation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5903916
SERIAL NO

08766950

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computer memory subsystem and associated method are disclosed in which memory transaction latency and bandwidth in the memory subsystem are improved through the opportunistic transfer of write data from a data path to a memory buffer coupled to a targeted memory bank during an access latency period within a non-memory write operation, such as, e.g., a read or refresh operation. The opportunistic write data transfer operation utilizes otherwise unused memory data bus cycles within a read or refresh operation for performance of the write data transfer, without adding clock cycles to the read or refresh operation. Because the write data is transferred to the memory buffer coupled to the memory bank during the latency period of the memory operation preceding the write operation, the total turnaround time for, e.g., performing a read operation followed by a write operation is reduced.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lakshmanamurthy, Sridhar Sunnyvale, CA 64 1070
MacWilliams, Peter D Aloha, OR 51 2255
Pawlowski, Stephen S Beaverton, OR 61 1131

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation