Memory interface unit, shared memory switch system and associated method
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 8, 1999
Issued Date -
N/A
app pub date -
Dec 29, 1997
filing date -
Aug 19, 1993
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A memory interface unit comprising a bus interface unit, a buffer which can store multiple data burst subsets in transit to or from a digital memory, and a switch which includes an externally accessible master data path for the transfer data to or from the bus interface unit and which includes an externally accessible slave data path for the transfer of data to or from the buffer and which includes a direct data path for the transfer data between the bus interface unit and the buffer.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully