Advanced modular cell placement system with coarse overflow remover

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5914888
SERIAL NO

08672334

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computer implemented method for optimizing cell placement for integrated circuit design is provided herein. The method comprises the steps of segmenting an integrated circuit surface abstraction into a plurality of regions; assigning a plurality of cells to one of the regions; creating a list of said plurality of cells in order of decreasing cell height; reassigning said cells in order of the list such that the cells are assigned to said region until there is insufficient capacity to fit anymore of the cells into the region; and thereafter assigning the remaining cells outside of the region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • BELL SEMICONDUCTOR, LLC

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Andreev, Alexander E Moskovskaga Oblast, RU 147 4400
Koford, James S San Jose, CA 78 4545
Scepanovic, Ranko San Jose, CA 165 5888

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation