Short circuit reduced CMOS buffer circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5929680
SERIAL NO

08857960

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In this invention is described a CMOS buffer that reduces short circuit current in the output stage. The short circuit current is a result of current flowing between circuit bias and ground through the output transistors during switching transition. The reduction in shorting current is accomplished by driving the two CMOS output transistors of opposite type separately, and providing a turn off signal for one output transistor ahead of the turn on signal for the other transistor. Thus one transistor is turned off before the other transistor is turned on, reducing shorting between the two transistors. The on and off signal delay is controlled from unbalanced inverters connected separately to each input of the output transistors.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CIRRUS LOGIC INC800 WEST 6TH STREET AUSTIN TX 78701

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lim, Swee Hock Alvin Singapore, SG 9 408

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation