Associative memory having comparator for detecting data match signal

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5933363
SERIAL NO

09017204

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In order to provide an associative memory having a low power consumption, for which data reading/writing can be performed and for which the operational speed is not decreased even during the forming of a large word, a memory cell array of b bits.times.w words is constituted by m.times.b columns and w/m rows (where m is an integer of 2 or greater). Provided are m data match signal lines for each row in the memory cell array, and in the same row of the memory cell arrays for individual bits, m memory cells are connected to m different data match signal lines. A bit line pair used for transmitting information to a memory circuit is separated from a data search line pair used for transmitting information to a comparator. The data search line is disposed on either side of a memory cell, so that adjacent memory cells for each bit in the same row of the memory cell can employ in common one of the data search line pairs located between their memory cells.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEC ELECTRONICS CORPORATION1753 SHIMONUMABE NAKAHARA-KU KAWASAKI-SHI KANAGAWA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Shindo, Takeshi Tokyo, JP 32 329

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation