Importance

Loading Importance Indicators...

Abstract

Effective-to-real address translation performance in a processor is monitored by counting selected events significant to evaluation of effective-to-real address translation in the processor to identify effective-to-real address translation bottlenecks. At least one performance monitor counter, the operation of which is controlled by a monitor mode control register, is embedded in the processor to noninvasively perform such counting. Examples of the events counted may include translation lookaside buffer misses, page table walks, or page table walk duration, taken alone or in any combination. Events lasting longer than a predetermined threshold, such as stalls lasting longer than two processor cycles, may also be selectively counted.

Loading the Abstract Image...

First Claim