Method of making an assembly package having an air tight cavity and a product made by the method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5943558
SERIAL NO

08717906

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of making an assembly package having an air tight cavity for housing an electronic element such as a GaAs semiconductor chip. The method includes the formation of a dielectric base by placing a placing a conductive lead frame comprising a frame pad and a plurality of conductive leads inside a die having a top interior surface and a bottom interior surface, injecting a thermally setting liquefied epoxy into die cavity, curing the epoxy and removing the die. The die includes at least one post which protrudes toward the die's top interior surface such that the top surface of the post presses the inner end of each of said plurality of conductive leads against the top interior surface of the die, and also includes a pin protruding from the die's top interior surface toward the post's top surface. The post firmly holds the conductive leads in a common level plane during the injection of the epoxy into the cavity while the use of the pin results in a the formation of a pin hole in the dielectric base. Once the dielectric base is formed, the conductive leads and frame pad are plated and bonded to the electronic element. A thermally setting liquefied epoxy thereafter is dispensed onto the conductive leads and the dielectric frame disposed between the leads and a shell is positioned onto the dispensed epoxy and the epoxy is cured at an elevated temperature to form a seal between the shell and the conductive leads and dielectric base. Following the bonding of the shell, the pin hole is filled with a thermally setting liquefied epoxy and the epoxy is cured. The resulting assembly package comprises an air tight cavity housing the electronic element.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MEDIANA ELECTRONICS CO LTD594-1 SEONGBON-RI DAESO-MYUN EUMSEONG-GUN CHUNGCHEONGBUK-DO 369-823

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kim, Jong Tae Seoul, KR 53 304
Park, Chan Ik Eumsung Koon, KR 21 410

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation