Method and system for configuring an array of logic devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5946219
SERIAL NO

08739606

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A system and method for partial reconfiguration of a gate array includes generating a netlist by placement and routing of a logic circuit. The netlist is accessed to modify logic cells configurations created by the place and route operation. Based on the modifications, a partial configuration bitstream containing only bitstrings which implement the modified logic cells is created. The partial configuration bitstream is downloaded to the gate array, thereby effectuating a partial reconfiguration of the gate array. In an alternate embodiment, a system in accordance with the present invention includes software utilities which allow an application program executing in a system containing a programmable gate array to reconfigure the array on-the-fly. The utilities include routines for modifying the design in response to external conditions detected during run-time. This approach obviates the need for providing a set of predetermined alternate designs, allowing the application to make that determination on its own.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ATMEL CORPORATION1600 TECHNOLOGY DRIVE SAN JOSE CA 95110

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Aranake, Sandeep S Sunnyvale, CA 1 67
Evans, Scott C Santa Clara, CA 16 580
Mason, Martin T San Jose, CA 9 654

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation