Method of designing mask pattern to be formed in mask and method of manufacturing integrated circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5948573
SERIAL NO

09026236

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of designing a mask pattern to be formed in a mask used for manufacturing an integrated circuit by forming a pattern in a first layer deposited on a substrate, on the basis of lithography to which said mask is applied, then depositing a second layer on the substrate including the patterned first layer and flattening the second layer by a chemical/mechanical polishing process, the method comprising the steps of (A) dividing the mask pattern into meshes having the form of a lattice and having a predetermined size, and determining pattern area ratios .alpha..sub.0 (i,j) of the meshes(i,j), respectively, (B) determining an average pattern area ratio .beta.(i,j) within a predetermined region including a mesh(i,j) as the central point in the predetermined region with regard to each of all the meshes in the mask pattern, and (C) providing a dummy pattern to each of the meshes(i,j) which have been found in the step (B) to have the average pattern area ratios .beta.(i,j) smaller than a predetermined value.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SONY CORPORATION1-7-1 KONAN MINATO-KU TOKYO 1080075 ?1080075

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Takahashi, Hiroshi Kanagawa, JP 866 11944

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation