Dual-edge extended data out memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5950223
SERIAL NO

08879069

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory is modified so that read and write data are transferred on both rising and falling edges of a timing signal, thereby essentially doubling the data transfer rate from memory. In one embodiment, a dual-edge extended data out (DE.sup.2 DO) memory includes modified and improved circuits and operating methods, as compared to a standard extended data out (EDO) memory, so that read and write data are transferred on both rising and falling edges of a timing signal. In a described embodiment, DE.sup.2 DO dynamic RAM (DRAM) reads and writes data on the rising and falling edges of a column address strobe (CAS) timing signal. By transferring data on both the rising and falling edges of the timing signal, the data transfer rate to and from the memory is effectively doubled.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PROMOS TECHNOLOGIES INCA3 3F NO 1 LI HSIN 1ST RD HSINCHU SCIENCE PARK HSINCHU 30078

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chiang, Paul M-Bhor Cupertino, CA 5 91
Fung, Michael G Los Altos, CA 8 433

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation