
US Patent No: 5,955,894
Number of patents in Portfolio can not be more than 2000
Method for controlling the impedance of a driver circuit
Stats
-
Sep 21, 1999
Issued date -
Jun 25, 1997
filing date -
08/881,940
serial no -
In Force
status
Importance
Loading Importance Indicators...
Abstract
A method for controlling the impedance of drivers controls the output impedance of drivers by coupling the drivers to a impedance control circuit. Accordingly, a desired driver output impedance can advantageously be established and maintained over a wide range of variations in operating conditions and manufacturing processes. Thereby shortening the signal settling time and increasing the attainable signaling frequency.
Loading the Abstract Image...
First Claim
Related Publications
Loading Related Publications...
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 4,694,205 Midpoint sense amplification scheme for a CMOS DRAM | 47 | 1985 | |
| 4,804,871 Bit-line isolated, CMOS sense amplifier | 51 | 1987 | |
|
|
|||
| 4,831,287 Latching sense amplifier | 45 | 1988 | |
| 5,162,672 Data processor having an output terminal with selectable output impedances | 61 | 1990 | |
|
|
|||
| 5,666,078 Programmable impedance output driver | 113 | 1996 | |
| 5,789,937 Impedence self-adjusting driver circuit | 15 | 1996 | |
|
|
|||
| 4,845,675 High-speed data latch with zero data hold time | 60 | 1988 | |
| 4,959,563 Adjustable low noise output circuit | 39 | 1988 | |
|
|
|||
| 5,194,765 Digitally controlled element sizing | 199 | 1991 | |
|
|
|||
| 5,596,285 Impedance adaptation process and device for a transmitter and/or receiver, integrated circuit and transmission system | 60 | 1994 | |
|
|
|||
| 4,707,620 Adjustable impedance driver network | 65 | 1986 | |
|
|
|||
| 5,852,579 Method and circuit for preventing and/or inhibiting contention in a system employing a random access memory | 30 | 1997 | |
|
|
|||
| 5,821,768 Receiver circuit with constant input impedance | 9 | 1996 | |
|
|
|||
| 5,615,161 Clocked sense amplifier with positive source feedback | 41 | 1996 | |
|
|
|||
| 4,859,877 Bidirectional digital signal transmission system | 130 | 1988 | |
|
|
|||
| 4,719,369 Output circuit having transistor monitor for matching output impedance to load impedance | 172 | 1986 | |
|
|
|||
| 5,828,233 Mixed mode CMOS input buffer with bus hold | 10 | 1996 | |
|
|
|||
| 5,528,168 Power saving terminated bus | 37 | 1995 | |
|
|
|||
| 4,931,675 Semiconductor sense amplifier | 21 | 1986 | |
|
|
|||
| 5,134,311 Self-adjusting impedance matching driver | 292 | 1990 | |
|
|
|||
| 5,371,420 Output circuit having reduced switching noise | 41 | 1993 | |
|
|
|||
| 4,937,479 Data latch circuit with improved data write control function | 20 | 1989 | |
|
|
|||
| 4,743,784 Sense amplifier circuit | 27 | 1986 | |
|
|
|||
| 5,644,252 Driver for interfacing integrated circuits to transmission lines | 24 | 1996 | |
|
|
|||
| 5,245,883 Integral type reduction mechanism for tape recorder | 2 | 1991 | |
|
|
|||
| 4,855,628 Sense amplifier for high performance dram | 47 | 1987 | |
|
|
|||
| 4,948,991 Load controlled ECL transient driver | 19 | 1988 | |
|
|
|||
| 5,457,407 Binary weighted reference circuit for a variable impedance output buffer | 158 | 1994 | |
|
|
|||
| 5,726,583 Programmable dynamic line-termination circuit | 83 | 1996 | |