Test structure for enabling burn-in testing on an entire semiconductor wafer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5959462
SERIAL NO

08925248

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A test structure and test methodology are taught herein wherein a test structure (10) is used to test an entire integrated circuit product wafer (44). The test structure (10) has a backing support wafer (39). A die attach compound (38) is used to attach a plurality of segmented individual test integrated circuits 28-34 to the backing support wafer (39). The plurality of test integrated circuits 28-34 have a top conductive bump layer (26). This conductive bump layer (26) is contacted to a thin film signal distribution layer (14) which contains conductive interconnects, conductive layers, and dielectric layers which route electrical signals as illustrated in FIG. 2. The layer 14 also conductively connects to bumps (46) on a product wafer (44). In addition, leads (40) are coupled to conductive elements of the layer (14). An external tester is coupled via leads (40) to the integrated circuits (28) and (34) whereby the integrated circuits (28-34) burn-in or test integrated circuits on the product wafer (44) in an efficient and effective manner.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SHENZHEN XINGUODU TECHNOLOGY CO LTD518000 17B JINSONG BUILDING TAIRAN 4TH ROAD SHATOU STREET FUTIAN DISTRICT SHENZHEN CITY GUANGDONG PROVINCE SHENZHEN CITY GUANGDONG PROVINCE 518000

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lum, Thomas Francis Austin, TX 2 72

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation