
US Patent No: 5,987,556
Number of patents in Portfolio can not be more than 2000
Data processing device having accelerator for digital signal processing
Stats
-
Nov 16, 1999
Issued date -
Jun 8, 1998
filing date -
09/092,940
serial no -
In Force
status
Importance
Abstract
A data processing device uses a processor such as a central processing unit and a special-purpose hardware circuit, such as an accelerator for accelerating the software operation using the operation program of the processor by replacing the software operation partially by the hardware. A practical application of this processor arrangement is found in mobile communication terminal devices including a digital cellular portable telephone in which a digital signal processor of a mobile communication terminal device operates in association with an accelerator for accelerating specific signal processings such as waveform equalization. The processor provides input data to the accelerator and the results of operation by the accelerator are output to a register or memory based on a cycle of operation to be read periodically by the processor. When the processor operates in association with the accelerator and is interrupted, the data output to the memory of the accelerator cannot be read by the processor and a clock control circuit is used for stopping the internal clock signal of the accelerator for stopping its operation. This avoids the potential for the operation of the accelerator to overwrite the output stored in the output register of the accelerator before it is read by the processor. The processor cannot read the output register of the accelerator while it processes an interrupt or when it loses ownership of the bus connecting the processor to the accelerator.
First Claim
Related Publications
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 5,822,553 Multiple parallel digital data stream channel controller architecture | 38 | 1996 | |
|
|
|||
| 5,129,072 System for minimizing initiator processor interrupts by protocol controller in a computer bus system | 20 | 1989 | |
|
|
|||
| 5,579,493 System with loop buffer and repeat control circuit having stack for storing control information | 42 | 1994 | |
|
|
|||
| 5,369,767 Servicing interrupt requests in a data processing system without using the services of an operating system | 13 | 1989 | |
|
|
|||
| 5,121,479 Early start mode data transfer apparatus | 41 | 1990 | |