Importance

Loading Importance Indicators...

Abstract

In a cache coherency control method of a multi-processor system comprising a plurality of cache systems of identical configuration-after 'method', for quickly determining consistency of a data block designated by a cache coherency request issued by other cache system a multi-processor system using the same, systems have identical configuration and each of the cache systems includes a history table for storing an address included in an access request flowing over a shared bus and a history table control circuit. The history table control circuit determines whether an address of a received access request is stored in the history table, and when the address is stored in the history table, suppresses the operation of a cache control circuit for the access request, and alternatively when the address is not stored in the address table, conducts the operation of the cache control circuit for the access request.

Loading the Abstract Image...

First Claim