Captured-cell solder printing and reflow methods

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5988487
SERIAL NO

08863800

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Methods for forming solder bumps on integrated circuit chips (and other similar circuitized units). A screening stencil is laid over the surface of the substrate and solder paste material is deposited into the stencil's apertures with a screening blade. The stencil is placed in such a manner that each of its apertures is positioned over a substrate pad, upon which a solder bump is to be formed. Next, a flat pressure plate is laid over the exposed top surface of the stencil, which creates a fully enclosed or 'captured', cell of solder paste within each stencil aperture. Then, with the stencil and plate remaining in place on top of the substrate, the substrate is heated to a temperature sufficient to reflow the solder paste material. After reflow, the substrate is cooled, and the pressure plate and stencil are thereafter removed, leaving solder bumps on the substrate. The use of the pressure plate ensures the proper formation of the solder bumps at high densities of solder bumps (i.e., high densities corresponding to small solder bump sizes and small pitch distances between solder bumps).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • FUJITSU LIMITED;SEMIPAC, INC.;SEMI-PAC

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Boucher, Patricia R Fremont, CA 4 142
Love, David G Pleasanton, CA 17 825
MacKay, John T San Jose, CA 3 46
Molinaro, Thomas E Newark, CA 2 41

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation