Stacking semiconductor devices, particularly memory chips

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5998864
SERIAL NO

08863511

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

High density packaging of semiconductor devices on an interconnection substrate is achieved by stacking bare semiconductor devices atop one another so that an edge portion of a semiconductor device extends beyond the semiconductor device that it is stacked atop. Elongate interconnection elements extend from the bottommost one of the semiconductor devices, and from the exposed edge portions of the semiconductor devices stacked atop the bottommost semiconductor device. Free-ends of the elongate interconnection elements make electrical contact with terminals of an interconnection substrate, such as a PCB. The elongate interconnection elements extending from each of the semiconductor devices are sized so as to reach the terminals of the PCB, which may be plated through holes. The elongate interconnection elements are suitably resilient contact structures, and may be composite interconnection elements comprising a relatively soft core (e.g., a gold wire) and a relatively hard overcoat (e.g., a nickel plating).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FORMFACTOR INC7005 SOUTHFRONT ROAD LIVERMORE CA 94551

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Khandros, Igor Y Orinda, CA 226 19264
Pedersen, David V Scotts Valley, CA 60 3664

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation