Method for manufacturing polysilicon load

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6001679
SERIAL NO

09010853

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for manufacturing SRAM polysilicon loads that utilizes a silicon dioxide layer formed between an interconnect and a load as barrier in preventing the out-diffusion of heavily doped impurities into the lightly doped or undoped polysilicon load. Hence, the effective length and the resistance of the polysilicon load can be maintained, and the dimensions of SRAM devices can be further reduced. Furthermore, the prevention of out-diffusion from a heavily doped interconnect region into a lightly doped load region serves to maintain the electrical conductivity of interconnects. Therefore, SRAM device fabrication is more easily controlled, and product reliability can be increased.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UNITED MICROELECTRONICS CORPHSIN-CHU CITY

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lin, Han Hsinchu, TW 47 212

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation