Coprocessor system for accessing shared memory during unused portion of main processor's instruction cycle where main processor never waits when accessing shared memory
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 21, 1999
Grant Date -
N/A
app pub date -
Mar 20, 1996
filing date -
Jul 4, 1994
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A coprocessor system is disclosed in which a CPU in a game machine body and a CPU in a game cartridge are formed by CPU cores having the same architecture and memory mapping functions. The cycle time of a second CPU, for example the CPU in the game cartridge, is shorter than the cycle time of the first CPU, for example the CPU in the game machine body. The first CPU accesses memory during a first time period that is longer than the program memory access time but shorter than the first CPU cycle time. The second CPU accesses the program memory during a second time period, which is the time difference between the end of the first time period and the end of the first CPU's cycle time. The second CPU may also access the program memory during the first time period if no first CPU memory access is pending. Since the first CPU's memory access during the first time period has priority over the second CPU's, the first CPU never waits to access shared memory.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully