In order to speed loading of a programming structure wherein the programmable elements in a cellular programmable logic integrated circuit (such as a field programmable gate array ('FPGA') or a programmable logic device ('PLD')) are connected in one or more series with switches interposed between elements in the series, switches are enabled and disabled in a systematic pattern to 'walk' data from the data source to a targeted programmable element. When a programmable element stores its targeted data, the switch associated with the programmable element is thereafter disabled to prevent changes in the stored data. Incrementally moving data through the series of programmable elements permits the series to reliably carry multiple data items concurrently, thereby speeding the loading process.
Please note there is up to 60 days of latency in this Status indicator for certain status conditions. You can obtain up-to-date Status indicator readings by ordering PAIR for the file.
An application with the status "Published" (which means it is pending) may be recently abandoned, but not yet updated to reflect its abandoned status. However, an application filed less than one year ago is unlikely to be abandoned.
A patent with the status "Granted" may be recently expired, but not yet updated to reflect its expired status. However, it is highly unlikely a patent less than 3.5 years old would be expired.
An application with the status "Abandoned" is almost always current, but there is a small chance it was recently revived and the status not yet updated.
This priority date is an estimated earliest
priority date and is purely an estimation. This date should not be
taken as legal conclusion. No representations are made as to the
accuracy of the date listed. Please consult a legal professional
before relying on this date.