Importance

Loading Importance Indicators...

Abstract

In order to speed loading of a programming structure wherein the programmable elements in a cellular programmable logic integrated circuit (such as a field programmable gate array ('FPGA') or a programmable logic device ('PLD')) are connected in one or more series with switches interposed between elements in the series, switches are enabled and disabled in a systematic pattern to 'walk' data from the data source to a targeted programmable element. When a programmable element stores its targeted data, the switch associated with the programmable element is thereafter disabled to prevent changes in the stored data. Incrementally moving data through the series of programmable elements permits the series to reliably carry multiple data items concurrently, thereby speeding the loading process.

Loading the Abstract Image...

First Claim