Importance

Loading Importance Indicators...

Abstract

An SDRAM that can operate quickly and requires a small amount of power. The SDRAM is a synchronous DRAM operating synchronously with an externally-input clock and has a clock buffer for generating an operation clock using the external clock, a plurality of pipelines, and gates interposed among the pipelines, operating according to the operation clock so as to restrict the timing of inputting an output of a previous stage to a subsequent stage. The synchronous DRAM, in which at least part of operations to be carried out consecutively are pipelined, further has an operation command judgment circuit for determining from the operating state of the synchronous DRAM whether or not the pipelines should be operated, and gate control circuits for giving control so that only when the operation command judgment circuit determines that the pipelines should be operated, is the operation clock supplied to the gates.

Loading the Abstract Image...

First Claim