Method of making gate dielectric for sub-half micron MOS transistors including a graded dielectric constant

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6015739
SERIAL NO

08959796

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A process for fabricating a gate dielectric stack of a MOS transistor. A native oxide film is formed on an upper surface of a semiconductor substrate. A silicon nitride layer is then deposited on the native oxide film. A final dielectric film is then formed on the silicon nitride film. A dielectric constant of the final dielectric film is in the range of approximately 20-200. The substrate is then annealed in an inert ambient to produce the gate dielectric stack. An equivalent silicon dioxide thickness of the dielectric stack is typically in the range of approximately 5-20 angstroms whereby a gate dielectric stack suitable for use in deep sub-micron transistor is fabricated with a film thickness substantially in excess of an electrically equivalent silicon dioxide film. A suitable material for the final dielectric film includes oxides comprising oxygen and an element such as beryllium, magnesium, calcium, zirconium, titanium, or tantalum.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • LONE STAR SILICON INNOVATIONS LLC

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fulford, H Jim Austin, TX 232 1643
Gardner, Mark I Cedar Creek, TX 658 10750
Kwong, Dim-Lee Austin, TX 28 976

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation