Method of forming buried diffusion junctions in conjunction with shallow-trench isolation structures in a semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6020251
SERIAL NO

09063021

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method is provided for use in a semiconductor fabrication process to form buried diffusion junctions in conjunction with shallow-trench isolation (STI) structures in a semiconductor device. This method features beak-like oxide layers formed to serve as a mask prior to the forming of the STI structures, which can prevent the subsequently formed buried diffusion junctions from being broken up during the process for forming the STI structures. Moreover, sidewall-spacer structures are formed on the sidewalls of a silicon nitride layer used as a mask in the ion-implantation process. This can prevent short-circuits between the buried diffusion junctions when the doped areas are annealed to be transformed into the desired buried diffusion junctions.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UNITED MICROELECTRONICS CORPNO 3 LI-HSIN RD II SCIENCE-BASED INDUSTRIAL PARK HSINCHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Peng, Nai-Chen Hsinchu, TW 10 160
Yang, Ming-Tzong Hsinchu, TW 112 1565

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation