Printed circuit substrate with solder formed on pad-on-via and pad-off-via contacts thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6020561
SERIAL NO

08745470

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A printed circuit substrate having solder bumps formed on pad-on-via contacts and pad-off-via contacts. The printed circuit substrate has at least one pad-on-via contact and at least one pad-off-via contact. A first solder bump is on the pad-on-via contact and a second solder bump is on the pad-off-via contact. The first and second solder bumps are substantially the same height as measured above a horizontal plane that is substantially co-planar to the pad-off-via contact.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INTEL CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ichikawa, Kinya Chiba, JP 27 882
Ishida, Kenzo Ibaraki, JP 15 429
Mashimoto, Yohko Ibaraki, JP 5 196

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation