Partially reconfigurable programmable logic device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6020758
SERIAL NO

08615341

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Various embodiments of a programmable logic device (PLD) capable of being dynamically partially reconfigured are disclosed. The PLD provides circuitry for changing its configuration data in whole or in part without halting the operation nor losing any of the logic state of the PLD. In one embodiment, data injection circuitry are added to a FIFO architecture to allow the user to inject data at random locations without disturbing the functionality of the PLD. In another embodiment, the PLD architecture is designed to provide for address wide or frame wide accessing of configuration bits. This allows for address wide configuration and reconfiguration.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
ALTERA CORPORATIONSAN JOSE, CA4133

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Norman, Kevin A Belmont, CA 31 1253
Patel, Rakesh H Cupertino, CA 101 2719

Cited Art Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
* 5646544 System and method for dynamically reconfiguring a programmable gate array 311 1995
 
MIRALFIN S.R.L. (1)
* 5760602 Time multiplexing a plurality of configuration settings of a programmable switch element in a FPGA 128 1996
 
KEYSIGHT TECHNOLOGIES, INC. (1)
* 5721498 Block segmentation of configuration lines for fault tolerant programmable logic device 26 1995
 
INTEL CORPORATION (1)
* 5572707 Nonvolatile memory with a programmable configuration cell and a configuration logic for temporarily reconfiguring the memory without altering the programmed state of the configuration cell 12 1995
 
XILINX, INC. (4)
* 5781756 Programmable logic device with partially configurable memory cells and a method for configuration 85 1994
* 5426378 Programmable logic device which stores more than one configuration and means for switching configurations 459 1994
* 5592105 Configuration logic to eliminate signal contention during reconfiguration 4 1995
* 5760603 High speed PLD "AND" array with separate nonvolatile memory 9 1996
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
Other [Check patent profile for assignment information] (9)
7672738 Programmable controller for use with monitoring device 1 2001
* 2002/0099,455 Programmable controller 21 2001
* 2006/0079,970 Programmable logic controller and related electronic devices 5 2005
* 2006/0182,108 Methods and systems using PLD-based network communication protocols 31 2006
7612582 Programmable logic controller and related electronic devices 3 2007
* 2008/0058,962 Programmable logic controller and related electronic devices 6 2007
* 2010/0241,823 DATA PROCESSING DEVICE AND METHOD 0 2010
* 2011/0010,523 RUNTIME CONFIGURABLE ARITHMETIC AND LOGIC CELL 1 2010
* 2011/0197,273 Real time firewall/data protection systems and methods 1 2010
 
PACT GMBH (2)
7237087 Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells 60 2002
* 2003/0056,085 Unit for processing numeric and logic operations for use in central processing units (CPUS), multiprocessor systems, data-flow processors (DSPS), systolic processors and field programmable gate arrays (FPGAS) 20 2002
 
PACT INFORMATIONSTECHNOLOGIE GMBH (1)
8230411 Method for interleaving a program over a plurality of cells 2 2000
 
PACTXPP TECHNOLOGIES AG (2)
7581076 Methods and devices for treating and/or processing data 18 2002
* 2005/0086,462 Methods and devices for treating and/or processing data 4 2004
 
CADENCE DESIGN SYSTEMS, INC. (1)
6353552 PLD with on-chip memory having a shadow register 31 2001
 
802 SYSTEMS, INC. (2)
8458784 Data protection system selectively altering an end portion of packets based on incomplete determination of whether a packet is valid or invalid 0 2010
8879427 Methods for updating the configuration of a programmable packet filtering device including a determination as to whether a packet is to be junked 6 2010
 
PACT XPP TECHNOLOGIES AG (103)
* 7003660 Pipeline configuration unit protocols and communication 23 2001
7595659 Logic cell array and bus system 46 2001
7444531 Methods and devices for treating and processing data 20 2002
* 2007/0299,993 Method and Device for Treating and Processing Data 12 2002
7657877 Method for processing data 48 2002
7996827 Method for the translation of programs for reconfigurable architectures 16 2002
7480825 Method for debugging reconfigurable architectures 5 2002
7577822 Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization 17 2002
7434191 Router 20 2002
* 2005/0053,056 Router 0 2002
8429385 Device including a field having function cells and information providing cells controlled by the function cells 0 2002
* 2006/0245,225 Reconfigurable elements 4 2002
7028107 Process for automatic dynamic reloading of data flow processors (DFPS) and units with two- or three- dimensional programmable cell architectures (FPGAS, DPGAS, and the like) 53 2002
* 2003/0093,662 Process for automatic dynamic reloading of data flow processors (DFPS) and units with two- or three-dimensional programmable cell architectures (FPGAS, DPGAS, and the like) 20 2002
8281108 Reconfigurable general purpose processor having time restricted configurations 0 2003
* 2006/0090,062 Reconfigurable processor 4 2003
8127061 Bus systems and reconfiguration methods 0 2003
6968452 Method of self-synchronization of configurable elements of a programmable unit 0 2003
7036036 Method of self-synchronization of configurable elements of a programmable module 4 2003
* 2004/0083,399 Method of self-synchronization of configurable elements of a programmable module 0 2003
* 2006/0075,211 Method and device for data processing 5 2003
* 2004/0025,005 Pipeline configuration unit protocols and communication 18 2003
7657861 Method and device for processing data 6 2003
* 2006/0248,317 Method and device for processing data 31 2003
8156284 Data processing method and device 16 2003
7394284 Reconfigurable sequencer structure 29 2003
* 2006/0192,586 Reconfigurable sequencer structure 0 2003
* 2004/0181,726 Method and system for alternating between programs for execution by cells of an integrated circuit 1 2004
7565525 Runtime configurable arithmetic and logic cell 42 2004
7467296 Runtime configurable arithmetic and logic cell 0 2004
* 2004/0168,099 Unit for processing numeric and logic operations for use in central processing units (CPUs), multiprocessor systems 19 2004
* 2007/0011,433 Method and device for data processing 1 2004
* 2004/0243,984 Data processing method 24 2004
* 2004/0249,880 Reconfigurable system 6 2004
* 2005/0022,062 Method for debugging reconfigurable architectures 5 2004
7844796 Data processing device and method 4 2004
* 2005/0086,649 Method for the translation of programs for reconfigurable architectures 1 2004
* 2005/0132,344 Method of compilation 6 2005
8301872 Pipeline configuration protocol and configuration unit communication 2 2005
* 2005/0223,212 Pipeline configuration protocol and configuration unit communication 0 2005
7822881 Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like) 9 2005
* 2006/0031,595 Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like 3 2005
* 2009/0031,104 Low Latency Massive Parallel Data Processing Device 8 2006
8250503 Hardware definition method including determining whether to implement a function as hardware or software 4 2007
8156312 Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units 0 2007
7840842 Method for debugging reconfigurable architectures 0 2007
* 2009/0006,895 Method for debugging reconfigurable architectures 4 2007
7650448 I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures 42 2008
* 2008/0222,329 I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures 0 2008
7602214 Reconfigurable sequencer structure 0 2008
* 2008/0191,737 Reconfigurable sequencer structure 1 2008
RE44383 Method of self-synchronization of configurable elements of a programmable module 0 2008
8209653 Router 0 2008
8099618 Methods and devices for treating and processing data 7 2008
* 2009/0100,286 METHODS AND DEVICES FOR TREATING AND PROCESSING DATA 1 2008
8145881 Data processing device and method 1 2008
* 2009/0144,522 Data Processing Device and Method 2 2008
8069373 Method for debugging reconfigurable architectures 2 2009
* 2009/0150,725 METHOD FOR DEBUGGING RECONFIGURABLE ARCHITECTURES 2 2009
7822968 Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs 2 2009
* 2009/0146,690 RUNTIME CONFIGURABLE ARITHMETIC AND LOGIC CELL 1 2009
8058899 Logic cell array and bus system 1 2009
* 2009/0146,691 LOGIC CELL ARRAY AND BUS SYSTEM 0 2009
8812820 Data processing device and method 1 2009
* 2009/0210,653 METHOD AND DEVICE FOR TREATING AND PROCESSING DATA 1 2009
* 2009/0172,351 DATA PROCESSING DEVICE AND METHOD 27 2009
8819505 Data processor having disabled cores 1 2009
* 2009/0300,445 METHOD AND SYSTEM FOR ALTERNATING BETWEEN PROGRAMS FOR EXECUTION BY CELLS OF AN INTEGRATED CIRCUIT 3 2009
* 2009/0300,262 METHODS AND DEVICES FOR TREATING AND/OR PROCESSING DATA 1 2009
7782087 Reconfigurable sequencer structure 1 2009
8914590 Data processing method and device 0 2009
8686549 Reconfigurable elements 1 2009
8312301 Methods and devices for treating and processing data 0 2009
* 2010/0153,654 DATA PROCESSING METHOD AND DEVICE 30 2009
* 2010/0023,796 METHODS AND DEVICES FOR TREATING AND PROCESSING DATA 0 2009
8281265 Method and device for processing data 3 2009
* 2010/0070,671 METHOD AND DEVICE FOR PROCESSING DATA 1 2009
7899962 I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures 0 2009
* 2010/0082,863 I/O AND MEMORY BUS SYSTEM FOR DFPs AND UNITS WITH TWO- OR MULTI-DIMENSIONAL PROGRAMMABLE CELL ARCHITECTURES 0 2009
* 2010/0095,094 METHOD FOR PROCESSING DATA 1 2009
8726250 Configurable logic integrated circuit having a multidimensional structure of configurable elements 1 2010
* 2010/0174,868 Processor device having a sequential data processing unit and an arrangement of data processing elements 3 2010
7928763 Multi-core processing system 12 2010
* 2011/0006,805 RECONFIGURABLE SEQUENCER STRUCTURE 1 2010
8312200 Processor chip including a plurality of cache elements connected to a plurality of processor cores 0 2010
8195856 I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures 0 2010
RE45223 Method of self-synchronization of configurable elements of a programmable module 0 2010
RE45109 Method of self-synchronization of configurable elements of a programmable module 0 2010
RE44365 Method of self-synchronization of configurable elements of a programmable module 0 2010
9037807 Processor arrangement on a chip including data processing, memory, and interface elements 1 2010
* 2011/0060,942 METHODS AND DEVICES FOR TREATING AND/OR PROCESSING DATA 11 2010
* 2011/0238,948 METHOD AND DEVICE FOR COUPLING A DATA PROCESSING UNIT AND A DATA PROCESSING ARRAY 8 2010
8686475 Reconfigurable elements 0 2011
8310274 Reconfigurable sequencer structure 0 2011
* 2011/0148,460 RECONFIGURABLE SEQUENCER STRUCTURE 1 2011
* 2011/0173,389 METHODS AND DEVICES FOR TREATING AND/OR PROCESSING DATA 0 2011
8869121 Method for the translation of programs for reconfigurable architectures 5 2011
8407525 Method for debugging reconfigurable architectures 2 2011
8471593 Logic cell array and bus system 1 2011
8468329 Pipeline configuration protocol and configuration unit communication 0 2012
8803552 Reconfigurable sequencer structure 0 2012
9075605 Methods and devices for treating and processing data 0 2012
9047440 Logical cell array and bus system 4 2013
 
RICHTER, THOMAS (1)
* 2009/0153,188 PROCESS FOR AUTOMATIC DYNAMIC RELOADING OF DATA FLOW PROCESSORS (DFPs) AND UNITS WITH TWO- OR THREE-DIMENSIONAL PROGRAMMABLE CELL ARCHITECTURES (FPGAs, DPGAs AND THE LIKE) 16 2009
 
ALTERA CORPORATION (47)
* 6182247 Embedded logic analyzer for a programmable logic device 110 1997
6286114 Enhanced embedded logic analyzer 56 1998
6247147 Enhanced embedded logic analyzer 113 1998
6389558 Embedded logic analyzer for a programmable logic device 150 2000
6754862 Gaining access to internal nodes in a PLD 37 2001
6460148 Enhanced embedded logic analyzer 92 2001
6704889 Enhanced embedded logic analyzer 141 2002
7036046 PLD debugging hub 2 2002
* 2004/0098,638 PLD debugging HUB 2 2002
7076751 Chip debugging using incremental recompilation 21 2003
7539900 Embedded microprocessor for integrated circuit testing and debugging 16 2003
7206967 Chip debugging using incremental recompilation and register insertion 32 2004
* 7348827 Apparatus and methods for adjusting performance of programmable logic devices 39 2004
7530046 Chip debugging using incremental recompilation 15 2006
* 8412990 Dynamically tracking data values in a configurable IC 12 2007
* 2009/0002,020 DYNAMICALLY TRACKING DATA VALUES IN A CONFIGURABLE IC 25 2007
8990651 Integrated circuit (IC) with primary and secondary networks and device containing such an IC 0 2008
* 2011/0029,830 INTEGRATED CIRCUIT (IC) WITH PRIMARY AND SECONDARY NETWORKS AND DEVICE CONTAINING SUCH AN IC 26 2008
8525548 Trigger circuits and event counters for an IC 15 2008
* 2011/0199,117 TRIGGER CIRCUITS AND EVENT COUNTERS FOR AN IC 17 2008
7864620 Partially reconfigurable memory cell arrays 5 2009
8479069 Integrated circuit (IC) with primary and secondary networks and device containing such an IC 15 2010
* 2011/0060,546 Intergrated circuit (IC) with primary and secondary networks and device containing such IC 28 2010
8433891 Accessing multiple user states concurrently in a configurable IC 13 2010
8912820 System and method for reducing reconfiguration power 2 2010
8788987 Rescaling 1 2011
8760194 Runtime loading of configuration data in a configurable IC 5 2011
8847622 Micro-granular delay testing of configurable ICs 3 2011
8429579 Translating a user design in a configurable IC for debugging the user design 13 2011
* 9515880 Integrated circuits with clock selection circuitry 0 2011
8598909 IC with deskewing circuits 10 2012
8698518 Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements 4 2012
8760193 Configurable storage elements 6 2012
9148151 Configurable storage elements 1 2012
8755484 Trigger circuits and event counters for an IC 7 2012
8901956 Configuration context switcher 1 2012
9203397 Delaying start of user design execution 0 2012
9000801 Implementation of related clocks 0 2013
8935640 Transport network 0 2013
9257986 Rescaling 0 2014
9048833 Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements 0 2014
9018978 Runtime loading of configuration data in a configurable IC 0 2014
9494967 Trigger circuits and event counters for an IC 0 2014
9436565 Non-intrusive monitoring and control of integrated circuits 0 2014
9154134 Configurable storage elements 0 2014
9154137 Non-intrusive monitoring and control of integrated circuits 2 2014
9558090 Non-intrusive monitoring and control of integrated circuits 0 2015
 
XILINX, INC. (13)
* 6467009 Configurable processor system unit 192 1998
* 6107821 On-chip logic analysis and method for using the same 249 1999
* 6373279 FPGA lookup table with dual ended writes for ram and shift register modes 17 2000
* 6915518 System and method for runtime reallocation of PLD resources 2 2000
* 6526557 Architecture and method for partially reconfiguring an FPGA 72 2000
6721840 Method and system for interfacing an integrated circuit to synchronous dynamic memory and static memory 32 2000
* 6462579 Partial reconfiguration of a programmable gate array using a bus macro 7 2001
* 6810514 Controller arrangement for partial reconfiguration of a programmable logic device 12 2002
7024651 Partial reconfiguration of a programmable gate array using a bus macro 7 2002
6920551 Configurable processor system 1 2004
7669163 Partial configuration of a programmable gate array using a bus macro and coupling the third design 2 2006
7478357 Versatile bus interface macro for dynamically reconfigurable designs 4 2006
7619442 Versatile bus interface macro for dynamically reconfigurable designs 1 2008
 
SANDISK TECHNOLOGIES LLC (1)
6889307 Integrated circuit incorporating dual organization memory array 29 2001
 
802 Systems LLC (4)
7013482 Methods for packet filtering including packet invalidation if packet validity determination not timely made 42 2000
* 7031267 PLD-based packet filtering methods with PLD configuration data update of filtering rules 44 2000
* 2002/0080,771 Methods and systems using PLD-based network communication protocols 20 2000
* 2002/0080,784 Methods and systems using PLD-based network communication protocols 26 2000
 
INTEL CORPORATION (1)
* 6519674 Configuration bits layout 93 2000
 
IDEAL INDUSTRIES, INC. (1)
* 2007/0123,091 Releasable Wire Connector 2 2006
 
LOCKHEED MARTIN CORPORATION (1)
* 6704894 Fault insertion using on-card reprogrammable devices 6 2000
 
Tbula, Inc. (1)
8810277 Non-sequentially configurable IC 3 2012
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (1)
* 2002/0016,882 Digital device, data input-output control method, and data input-output control system 4 2001
* Cited By Examiner