I/O buffer circuit with pin multiplexing

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6020760
SERIAL NO

08895470

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit for implementing reconfigurable logic, such as a field programmable gate array ('FPGA'), as described herein has flexible input/output buffer circuits. These input/output buffer circuits transfer data either bidirectionally or unidirectionally between an input/output pin and a FPGA core. Each input/output buffer circuit allows at least two signals to be time-multiplexed onto an input/output pin thereby doubling the effective input/output capacity. The input/output buffer circuits may be used to time-multiplex at least two signals onto an input pin, at least two signals onto an output pin, or both. Each input/output buffer circuit further has shared flip flops for time-multiplexing signals. The circuitry provides two connections into the FPGA core which can be used to time-multiplex at least two independent inputs or outputs.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CADENCE DESIGN SYSTEMS INC2655 SEELY AVENUE SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Butts, Michael R Portland, OR 40 2617
Norman, Kevin A Belmont, CA 31 1334
Patel, Rakesh H Cupertino, CA 101 3048
Sample, Stephen P Saratoga, CA 39 2816

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation