Fault tolerant sync mark detector for synchronizing a time varying sequence detector in a sampled amplitude read channel

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6023386
SERIAL NO

08961727

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a magnetic disk storage system, a sampled amplitude read channel is disclosed that employs a fault tolerant sync mark detector for detecting a sync mark from the channel samples in order to synchronize a time varying sequence detector. The read channel preferably employs PR4 equalization for timing recovery and gain control, and EEPR4 equalization for sequence detection. The EEPR4 sequence detector operates according to a time varying state machine matched to a predetermined trellis code constraint. Because the state machine is time varying, the data stream must be synchronized at the input of the sequence detector rather than at the output as in the prior art. The present invention provides a fault tolerant sync mark detector that detects a sync mark from the EEPR4 channel samples before being input into the sequence detector. In one embodiment, the sync mark detector accumulates a squared error between the read signal sample values and the target sample values of the target sync mark; the sync mark is detected when the accumulated squared error is less than a predetermined lower threshold. In an alternative embodiment, the sync mark detector computes a correlation between the read signal sample values and the target sample values of the target sync mark; the sync mark is detected when the correlation is greater than a predetermined upper threshold. The correlation sync mark detector is the preferred embodiment because it is insensitive to d.c. offsets, it exhibits excellent performance in detecting short sync marks, and it can be implemented as two cascaded finite impulse response filters without requiring multipliers or squarers.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CIRRUS LOGIC INC800 WEST 6TH STREET AUSTIN TX 78701

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bliss, William G Thornton, CO 59 2324
Reed, David E Westminster, CO 41 1210

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation