Semiconductor device having a stress relieving mechanism

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6028364
SERIAL NO

08809233

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device has a multi-layered wiring structure having a conductor layer to be electrically connected to a packaging substrate, the structure being provided on a circuit formation surface of a semiconductor chip; and ball-like terminals disposed in a grid array on the surface of the multi-layered wiring structure on the packaging substrate side, wherein the multi-layered wiring structure includes a buffer layer for relieving a thermal stress produced between the semiconductor chip and the packaging substrate, after packaging thereof, and multiple wiring layers. In this semiconductor device, the wiring distance is shorter than that of a conventional semiconductor device, so that an inductance component becomes smaller, to thereby increase the signal speed; the distance between a ground layer and a power supply layer is shortened, to reduce noise produced upon operation, and also a thermal stress upon packaging is relieved by the buffer layer of the multi-layered wiring structure, resulting in the improved connection reliability; and the number of terminals per unit is increased because of elimination of wire bonding.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RENESAS ELECTRONICS CORPORATION135-0061 TOKYO

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Akahoshi, Haruo Hitachi, JP 104 1899
Anjou, Ichirou Koganei, JP 3 251
Eguchi, Shuji Tokai-mura, JP 50 872
Ishii, Toshiaki Hitachi, JP 90 1584
Miwa, Takao Hitachinaka, JP 55 902
Nagai, Akira Hitachi, JP 155 1854
Ogino, Masahiko Hitachi, JP 110 1695
Segawa, Masanori Hitachi, JP 38 743
Takahashi, Akio Hitachiohta, JP 193 2515
Tanaka, Naotaka Chiyoda-machi, JP 59 1772

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation