Method and apparatus for generating multi-phase clock signals, and circuitry, memory devices, and computer systems using same
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Feb 22, 2000
Grant Date -
N/A
app pub date -
Apr 17, 1998
filing date -
Apr 17, 1998
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A multi-phase clock generator is implemented by a delay circuit that receives an input clock signal. The clock generator couples the input clock signal to a first clock output terminal and to a delay circuit. The delay circuit delays the input clock signal to produce a delayed clock signal, and the delayed clock signal is coupled to a second clock output terminal. The first and second clock signals coupled to the first and second clock output terminals are applied to a logic circuit that generates two clock signals and their compliments. These clock signals are used to clock a shift register on both the rising and falling edge of the input clock signal. The shift register may be used in a command buffer for a packetized DRAM, and one or more of the resulting packetized DRAMs may be used in a computer system.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully