US Patent No: 6,046,935

Number of patents in Portfolio can not be more than 2000

Semiconductor device and memory system

2 Status Updates

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

A semiconductor memory device comprises a memory cell array having electrically erasable and programmable memory cells arranged in rows and columns, each memory cell capable of storing n-value data (n is 3 or a greater natural number), and a data circuit having m latch circuits for holding data items read from said memory cells, wherein data items read from said memory cells and held in k latch circuits (k

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
KABUSHIKI KAISHA TOSHIBATOKYO36116

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Takeuchi, Ken Tokyo, JP 171 3215
Tanaka, Tomoharu Yokohama, JP 308 8731

Cited Art

Patent Info (Count) # Cites Year
 
KABUSHIKI KAISHA TOSHIBA (2)
5,521,865 Non-volatile semiconductor memory device for storing multi-value data 120 1995
5,602,789 Electrically erasable and programmable non-volatile and multi-level memory systemn with write-verify controller 130 1995
 
INTEL CORPORATION (1)
5,677,869 Programming flash memory using strict ordering of states 91 1995
 
INTELLECTUAL PROPERTIES I KFT. (1)
5,708,600 Method for writing multiple value into nonvolatile memory in an equal time 20 1996
 
RENESAS ELECTRONICS CORPORATION (1)
5,796,652 Non-volatile semiconductor memory capable of writing multi-value information 42 1996
 
SANDISK TECHNOLOGIES INC. (1)
5,163,021 Multi-state EEprom read and write circuits and techniques 384 1991

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
SANDISK TECHNOLOGIES INC. (496)
6,456,528 Selective operation of a multi-state non-volatile memory system in a binary mode 508 2001
6,967,872 Method and system for programming and inhibiting multi-level, non-volatile memory cells 46 2001
6,542,407 Techniques of recovering data from memory cells affected by field coupling with adjacent memory cells 139 2002
6,839,826 Memory device with pointer structure to map logical to physical addresses 20 2002
6,639,309 Memory package with a controller on one side of a printed circuit board and memory on another side of the circuit board 13 2002
6,894,930 Deep wordline trench to shield cross coupling between adjacent cells for scaled NAND 27 2002
6,717,847 Selective operation of a multi-state non-volatile memory system in a binary mode 175 2002
6,781,877 Techniques for reducing effects of coupling between storage elements of adjacent rows of memory cells 221 2002
7,443,757 Non-volatile memory and method with reduced bit line crosstalk errors 5 2002
7,196,931 Non-volatile memory and method with reduced source line bias errors 53 2002
6,987,693 Non-volatile memory and method with reduced neighboring field errors 56 2002
6,983,428 Highly compact non-volatile memory and method thereof 66 2002
6,940,753 Highly compact non-volatile memory and method therefor with space-efficient data registers 20 2002
6,891,753 Highly compact non-volatile memory and method therefor with internal serial buses 29 2002
6,925,007 Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements 113 2002
6,888,755 Flash memory cell arrays having dual control gates per memory cell charge storage element 85 2002
6,898,121 Deep wordline trench to shield cross coupling between adjacent cells for scaled NAND 21 2003
6,847,553 Techniques of recovering data from memory cells affected by field coupling with adjacent memory cells 26 2003
6,859,397 Source side self boosting technique for non-volatile memory 223 2003
6,839,281 Read and erase verify methods and circuits suitable for low voltage non-volatile memories 29 2003
7,045,849 Use of voids between elements in semiconductor structures for isolation 17 2003
7,105,406 Self aligned non-volatile memory cell and process for fabrication 11 2003
6,797,538 Memory package 6 2003
7,064,980 Non-volatile memory and method with bit line coupled compensation 47 2003
7,023,736 Non-volatile memory and method with improved sensing 103 2003
6,956,770 Non-volatile memory and method with bit line compensation dependent on neighboring operating modes 102 2003
7,212,445 Non-volatile memory and method with improved sensing 17 2003
7,012,835 Flash memory data correction and scrub techniques 186 2003
7,221,008 Bitline direction shielding to avoid cross coupling between adjacent cells for NAND flash memory 5 2003
7,631,138 Adaptive mode switching of flash memory address mapping based on host usage characteristics 7 2003
7,433,993 Adaptive metablocks 11 2003
7,139,864 Non-volatile memory and method with block management system 56 2003
7,594,135 Flash memory system startup operation 9 2003
7,154,779 Non-volatile memory cell using high-k material inter-gate programming 29 2004
7,161,833 Self-boosting system for flash memory cells 54 2004
7,355,237 Shield plate for limiting cross coupling between floating gates 15 2004
7,075,823 Flash memory cell arrays having dual control gates per memory cell charge storage element 22 2004
7,173,863 Flash controller cache architecture 55 2004
7,183,153 Method of manufacturing self aligned non-volatile memory cells 11 2004
6,953,970 Scalable self-aligned dual floating gate memory cell array and methods of forming the array 15 2004
7,177,977 Operating non-volatile memory without read disturb limitations 47 2004
6,944,068 Method and system for programming and inhibiting multi-level, non-volatile memory cells 9 2004
7,177,184 Selective operation of a multi-state non-volatile memory system in a binary mode 68 2004
7,420,846 Read and erase verify methods and circuits suitable for low voltage non-volatile memories 2 2004
7,057,939 Non-volatile memory and control with improved partial page program capability 42 2004
7,177,197 Latched programming of memory and method 29 2004
8,429,313 Configurable ready/busy control 0 2004
7,548,461 Soft errors handling in EEPROM devices 0 2004
7,554,842 Multi-purpose non-volatile memory card 9 2004
8,375,146 Ring bus structure and its use in flash memory systems 0 2004
8,051,257 Non-volatile memory and method with control data management 1 2004
7,437,631 Soft errors handling in EEPROM devices 2 2004
7,064,003 Memory package 3 2004
6,870,768 Techniques for reducing effects of coupling between storage elements of adjacent rows of memory cells 77 2004
7,616,484 Soft errors handling in EEPROM devices 7 2004
7,441,067 Cyclic flash memory wear leveling 76 2004
7,381,615 Methods for self-aligned trench filling with grown dielectric for high coupling ratio in semiconductor devices 3 2004
7,549,012 Memory device with sector pointer structure 1 2004
7,395,404 Cluster auto-alignment for storing addressable data packets in a non-volatile memory array 3 2004
7,383,375 Data run programming 4 2004
7,315,916 Scratch pad block 13 2004
7,046,568 Memory sensing circuit and method for low voltage operation 126 2004
7,882,299 System and method for use of on-chip non-volatile memory write cache 0 2004
7,482,223 Multi-thickness dielectric for semiconductor memory 1 2004
7,202,125 Low-voltage, multiple thin-gate oxide and low-resistance gate electrode 4 2004
6,980,471 Substrate electron injection techniques for programming non-volatile charge storage memory cells 13 2004
7,102,924 Techniques of recovering data from memory cells affected by field coupling with adjacent memory cells 53 2005
6,975,537 Source side self boosting technique for non-volatile memory 33 2005
7,046,548 Techniques for reducing effects of coupling between storage elements of adjacent rows of memory cells 4 2005
7,877,539 Direct data file storage in flash memories 3 2005
7,341,918 Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements 13 2005
7,342,279 Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements 10 2005
7,251,160 Non-volatile memory and method with power-saving read and program-verify operations 37 2005
7,170,786 Deep wordline trench to shield cross coupling between adjacent cells for scaled NAND 12 2005
7,206,230 Use of data latches in cache operations of non-volatile memories 29 2005
7,173,854 Non-volatile memory and method with compensation for source line bias errors 29 2005
7,170,784 Non-volatile memory and method with control gate compensation for source line bias errors 22 2005
7,158,421 Use of data latches in multi-phase programming of non-volatile memories 40 2005
7,196,928 Compensating for coupling during read operations of non-volatile memory 158 2005
7,196,946 Compensating for coupling in non-volatile storage 47 2005
7,187,585 Read operation for non-volatile storage that includes compensation for coupling 67 2005
7,211,866 Scalable self-aligned dual floating gate memory cell array and methods of forming the array 26 2005
7,085,159 Highly compact non-volatile memory and method therefor with internal serial buses 7 2005
7,170,131 Flash memory array with increased coupling between floating and control gates 2 2005
7,412,560 Non-volatile memory and method with multi-stream updating 8 2005
7,386,655 Non-volatile memory and method with improved indexing for scratch pad and update blocks 11 2005
7,366,826 Non-volatile memory and method with multi-stream update tracking 5 2005
7,627,733 Method and system for dual mode access for storage devices 6 2005
7,480,766 Interfacing systems operating through a logical address space and on a direct data file basis 6 2005
7,230,847 Substrate electron injection techniques for programming non-volatile charge storage memory cells 10 2005
7,569,465 Use of voids between elements in semiconductor structures for isolation 1 2005
7,095,654 Method and system for programming and inhibiting multi-level, non-volatile memory cells 18 2005
7,239,551 Non-volatile memory and method with reduced neighboring field errors 7 2005
7,814,262 Memory system storing transformed units of data in fixed sized storage blocks 0 2005
7,529,905 Method of storing transformed units of data in a memory system having fixed sized storage blocks 27 2005
7,215,574 Non-volatile memory and method with bit line compensation dependent on neighboring operating modes 15 2005
7,416,956 Self-aligned trench filling for narrow gap isolation regions 3 2005
7,402,886 Memory with self-aligned trenches for narrow gap isolation regions 4 2005
7,173,852 Corrected data storage and handling methods 39 2005
7,984,084 Non-volatile memory with scheduled reclaim operations 1 2005
7,409,489 Scheduling of reclaim operations in non-volatile memory 5 2005
7,631,162 Non-volatile memory with adaptive handling of data writes 0 2005
7,509,471 Methods for adaptively handling data writes in non-volatile memories 11 2005
7,447,066 Memory with retargetable memory cell redundancy 10 2005
7,379,330 Retargetable memory cell redundancy methods 5 2005
7,224,607 Flash memory data correction and scrub techniques 28 2005
7,747,927 Method for adapting a memory system to operate with a legacy host originally designed to operate with a different memory system 3 2005
7,739,472 Memory system for legacy hosts 1 2005
7,739,078 System for managing appliances 0 2005
7,353,073 Method for managing appliances 3 2005
7,737,483 Low resistance void-free contacts 1 2005
7,615,448 Method of forming low resistance void-free contacts 2 2005
7,349,258 Reducing read disturb for non-volatile storage 8 2005
7,262,994 System for reducing read disturb for non-volatile storage 16 2005
7,877,540 Logically-addressed file storage methods 1 2005
7,420,847 Multi-state memory having data recovery after program fail 55 2005
7,345,928 Data recovery methods in multi-state memory after program fail 68 2005
8,291,151 Enhanced host interface 0 2005
8,161,289 Voice controlled portable memory storage device 1 2005
7,917,949 Voice controlled portable memory storage device 2 2005
7,793,068 Dual mode access for non-volatile storage devices 1 2005
7,769,978 Method and system for accessing non-volatile storage devices 2 2005
7,655,536 Methods of forming flash devices with shared word lines 0 2005
7,495,294 Flash devices with shared word lines 11 2005
7,546,515 Method of storing downloadable firmware on bulk media 5 2005
7,536,627 Storing downloadable firmware on bulk media 3 2005
7,436,703 Active boosting to minimize capacitive coupling effect between adjacent gates of flash memory devices 6 2005
7,362,615 Methods for active boosting to minimize capacitive coupling effect between adjacent gates of flash memory devices 11 2005
7,466,590 Self-boosting method for flash memory cells 1 2005
7,327,619 Reference sense amplifier for non-volatile memory 7 2005
7,324,393 Method for compensated sensing in non-volatile memory 4 2005
7,733,704 Non-volatile memory with power-saving multi-pass sensing 2 2005
7,447,094 Method for power-saving multi-pass sensing in non-volatile memory 2 2005
7,352,629 Systems for continued verification in non-volatile memory write operations 7 2005
7,310,255 Non-volatile memory with improved program-verify operations 55 2005
7,307,887 Continued verification in non-volatile memory write operations 10 2005
7,224,614 Methods for improved program-verify operations in non-volatile memories 35 2005
7,429,781 Memory package 3 2006
7,499,319 Read operation for non-volatile storage with compensation for coupling 4 2006
7,436,733 System for performing read operation on non-volatile storage with compensation for coupling 17 2006
7,394,690 Method for column redundancy using data latches in solid-state memories 6 2006
7,352,635 Method for remote redundancy for non-volatile memory 3 2006
7,324,389 Non-volatile memory with redundancy data buffered in remote buffer circuits 5 2006
7,224,605 Non-volatile memory with redundancy data buffered in data latches for defective locations 11 2006
7,511,995 Self-boosting system with suppression of high lateral electric fields 2 2006
7,428,165 Self-boosting method with suppression of high lateral electric fields 0 2006
7,951,669 Methods of making flash memory cell arrays having dual control gates per memory cell charge storage element 1 2006
7,467,253 Cycle count storage systems 12 2006
7,451,264 Cycle count storage methods 12 2006
7,502,261 Flash memory cell arrays having dual control gates per memory cell charge storage element 6 2006
7,486,555 Flash memory cell arrays having dual control gates per memory cell charge storage element 3 2006
7,303,956 Flash memory cell arrays having dual control gates per memory cell charge storage element 6 2006
7,440,322 Method and system for flash memory devices 3 2006
7,516,261 Method for U3 adapter 0 2006
7,447,821 U3 adapter 1 2006
7,619,922 Method for non-volatile memory with background data latch caching during erase operations 2 2006
7,609,552 Non-volatile memory with background data latch caching during erase operations 1 2006
7,505,320 Non-volatile memory with background data latch caching during program operations 3 2006
7,502,260 Method for non-volatile memory with background data latch caching during program operations 8 2006
7,486,558 Non-volatile memory with managed execution of cached data 1 2006
7,480,181 Non-volatile memory with background data latch caching during read operations 8 2006
7,463,521 Method for non-volatile memory with managed execution of cached data 14 2006
7,447,078 Method for non-volatile memory with background data latch caching during read operations 9 2006
7,436,709 NAND flash memory with boosting 7 2006
7,286,408 Boosting methods for NAND flash memory 10 2006
7,280,396 Non-volatile memory and control with improved partial page program capability 5 2006
8,055,832 Management of memory blocks that directly store data files 0 2006
7,581,057 Memory system with management of memory blocks that directly store data files 2 2006
7,558,905 Reclaiming data storage capacity in flash memory systems 0 2006
7,450,420 Reclaiming data storage capacity in flash memories 26 2006
7,840,875 Convolutional coding methods for nonvolatile memory 0 2006
7,376,030 Memory sensing circuit and method for low voltage operation 6 2006
7,518,911 Method and system for programming multi-state non-volatile memory devices 4 2006
7,457,163 System for verifying non-volatile storage using different voltages 28 2006
7,440,331 Verify operation for non-volatile storage using different voltages 33 2006
7,638,834 Flash memory cell arrays having dual control gates per memory cell charge storage element 2 2006
7,450,421 Data pattern sensitivity compensation using different voltage 37 2006
7,310,272 System for performing data pattern sensitivity compensation using different voltage 61 2006
7,269,069 Non-volatile memory and method with bit line to bit line coupled compensation 5 2006
7,447,070 Highly compact non-volatile memory and method therefor with internal serial buses 5 2006
7,391,650 Method for operating non-volatile memory using temperature compensation of voltages of unselected word lines and select gates 4 2006
7,342,831 System for operating non-volatile memory using temperature compensation of voltages of unselected word lines and select gates 60 2006
7,606,084 Programming differently sized margins and sensing with compensations at select states for improved read operations in non-volatile memory 8 2006
7,492,633 System for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines 3 2006
7,352,628 Systems for programming differently sized margins and sensing with compensations at select states for improved read operations in a non-volatile memory 15 2006
7,349,261 Method for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines 5 2006
7,489,549 System for non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages 11 2006
7,486,561 Method for non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages 4 2006
7,885,119 Compensating for coupling during programming 41 2006
7,522,454 Compensating for coupling based on sensing a neighbor using coupling 9 2006
7,506,113 Method for configuring compensation 11 2006
7,495,953 System for configuring compensation 8 2006
7,443,729 System that compensates for coupling based on sensing a neighbor using coupling 15 2006
7,400,535 System that compensates for coupling during programming 14 2006
7,949,845 Indexing of file data in reprogrammable non-volatile memories that directly store data files 0 2006
7,669,003 Reprogrammable non-volatile memory systems with indexing of directly stored data files 2 2006
7,558,906 Methods of managing blocks in nonvolatile memory 2 2006
7,552,271 Nonvolatile memory with block management 21 2006
7,610,437 Data consolidation and garbage collection in direct data file storage memories 0 2006
7,590,794 Data operations in flash memories utilizing direct data file storage 0 2006
7,590,795 Flash memory systems utilizing direct data file storage 0 2006
7,562,181 Flash memory systems with direct data file storage utilizing data consolidation and garbage collection 2 2006
7,755,132 Nonvolatile memories with shaped floating gates 6 2006
7,494,860 Methods of forming nonvolatile memories with L-shaped floating gates 4 2006
7,504,686 Self-aligned non-volatile memory cell 8 2006
7,440,326 Programming non-volatile memory with improved boosting 11 2006
7,405,968 Non-volatile memory cell using high-K material and inter-gate programming 3 2006
7,734,861 Pseudo random and command driven bit compensation for the cycling effects in flash memory 3 2006
7,606,966 Methods in a pseudo random and command driven bit compensation for the cycling effects in flash memory 3 2006
7,606,077 Non-volatile memory with reduced erase/write cycling during trimming of initial programming voltage 5 2006
7,606,091 Method for non-volatile memory with reduced erase/write cycling during trimming of initial programming voltage 1 2006
7,599,223 Non-volatile memory with linear estimation of initial programming voltage 1 2006
7,453,731 Method for non-volatile memory with linear estimation of initial programming voltage 9 2006
7,779,056 Managing a pool of update memory blocks based on each block's activity and data order 0 2006
7,774,392 Non-volatile memory with management of a pool of update memory blocks based on each block's activity and data order 0 2006
7,696,044 Method of making an array of non-volatile memory cells with floating gates formed of spacers in substrate trenches 0 2006
7,646,054 Array of non-volatile memory cells with floating gates formed of spacers in substrate trenches 2 2006
7,615,445 Methods of reducing coupling between floating gates in nonvolatile memory 7 2006
7,957,185 Non-volatile memory and method with power-saving read and program-verify operations 2 2006
7,570,513 Non-volatile memory and method with power-saving read and program-verify operations 7 2006
7,961,511 Hybrid programming methods and systems for non-volatile memory storage elements 0 2006
8,189,378 Reducing program disturb in non-volatile storage 0 2006
8,184,478 Apparatus with reduced program disturb in non-volatile storage 0 2006
7,886,204 Methods of cell population distribution assisted read margining 0 2006
7,716,538 Memory with cell population distribution assisted read margining 6 2006
7,977,186 Providing local boosting control implant for non-volatile memory 0 2006
7,904,783 Soft-input soft-output decoder for nonvolatile memory 23 2006
7,818,653 Methods of soft-input soft-output decoding for nonvolatile memory 4 2006
7,805,663 Methods of adapting operation of nonvolatile memory 11 2006
7,705,387 Non-volatile memory with local boosting control implant 1 2006
7,684,247 Reverse reading in non-volatile memory with compensation for coupling 3 2006
7,675,802 Dual voltage flash memory card 0 2006
7,656,735 Dual voltage flash memory methods 0 2006
7,447,076 Systems for reverse reading in non-volatile memory with compensation for coupling 5 2006
7,372,748 Voltage regulator in a non-volatile memory device 0 2006
7,691,710 Fabricating non-volatile memory with dual voltage select gate structure 0 2006
7,616,490 Programming non-volatile memory with dual voltage select gate structure 2 2006
7,586,157 Non-volatile memory with dual voltage select gate structure 0 2006
7,596,031 Faster programming of highest multi-level state for non-volatile memory 2 2006
7,468,911 Non-volatile memory using multiple boosting modes for reduced program disturb 52 2006
7,440,323 Reducing program disturb in non-volatile memory using multiple boosting modes 10 2006
8,001,441 Nonvolatile memory with modulated error correction coding 0 2006
7,904,780 Methods of modulating error correction coding 10 2006
7,904,788 Methods of varying read threshold voltage in nonvolatile memory 4 2006
7,558,109 Nonvolatile memory with variable read threshold 48 2006
7,696,035 Method for fabricating non-volatile memory with boost structures 3 2006
7,508,710 Operating non-volatile memory with boost structures 49 2006
7,508,703 Non-volatile memory with boost structures 1 2006
7,508,721 Use of data latches in multi-phase programming of non-volatile memories 5 2006
7,623,386 Reducing program disturb in non-volatile storage using early source-side boosting 4 2006
7,623,387 Non-volatile storage with early source-side boosting for reducing program disturb 2 2006
7,471,566 Self-boosting system for flash memory cells 7 2006
7,800,161 Flash NAND memory cell array with charge storage elements positioned in trenches 2 2006
7,642,160 Method of forming a flash NAND memory cell array with charge storage elements positioned in trenches 1 2006
8,209,461 Configuration of host LBA interface with flash memory 0 2006
8,166,267 Managing a LBA interface in a direct data file memory system 0 2006
8,046,522 Use of a direct data file system with a continuous logical address space interface and control of file address storage in logical blocks 0 2006
7,917,686 Host system with direct data file interface configurability 0 2006
7,739,444 System using a direct data file system with a continuous logical address space interface 1 2006
7,570,520 Non-volatile storage system with initial programming voltage based on trial 50 2006
7,551,482 Method for programming with initial programming voltage based on trial 5 2006
7,414,886 Read operation for non-volatile storage that includes compensation for coupling 1 2006
7,321,510 Read operation for non-volatile storage that includes compensation for coupling 15 2006
7,315,477 Compensating for coupling during read operations of non-volatile memory 2 2006
7,301,808 Read operation for non-volatile storage that includes compensation for coupling 18 2006
7,301,810 Compensating for coupling during read operations of non-volatile memory 0 2006
7,301,813 Compensating for coupling during read operations of non-volatile memory 0 2006
7,301,816 Read operation for non-volatile storage that includes compensation for coupling 14 2006
7,301,839 Read operation for non-volatile storage that includes compensation for coupling 22 2006
7,890,723 Method for code execution 0 2006
7,890,724 System for code execution 0 2006
7,616,498 Non-volatile storage system with resistance sensing and compensation 28 2006
7,606,070 Systems for margined neighbor reading for non-volatile memory read operations including coupling compensation 7 2006
7,590,002 Resistance sensing and compensation for non-volatile storage 27 2006
7,518,923 Margined neighbor reading for non-volatile memory read operations including coupling compensation 4 2006
7,495,962 Alternating read mode 4 2006
7,489,547 Method of NAND flash memory cell array with adaptive memory state partitioning 6 2006
7,489,548 NAND flash memory cell array with adaptive memory state partitioning 1 2006
7,468,918 Systems for programming non-volatile memory with reduced program disturb by removing pre-charge dependency on word line data 11 2006
7,463,531 Systems for programming non-volatile memory with reduced program disturb by using different pre-charge enable voltages 9 2006
7,450,430 Programming non-volatile memory with reduced program disturb by using different pre-charge enable voltages 7 2006
7,440,324 Apparatus with alternating read mode 48 2006
7,433,241 Programming non-volatile memory with reduced program disturb by removing pre-charge dependency on word line data 10 2006
7,583,535 Biasing non-volatile storage to compensate for temperature variations 5 2006
7,583,539 Non-volatile storage with bias for temperature compensation 2 2006
7,554,853 Non-volatile storage with bias based on selective word line 1 2006
7,525,843 Non-volatile storage with adaptive body bias 7 2006
7,468,919 Biasing non-volatile storage based on selected word line 8 2006
7,468,920 Applying adaptive body bias to non-volatile storage 6 2006
7,577,037 Use of data latches in cache operations of non-volatile memories 2 2007
7,385,854 Selective operation of a multi-state non-volatile memory system in a binary mode 2 2007
7,551,484 Non-volatile memory and method with reduced source line bias errors 0 2007
7,660,156 NAND flash memory with a programming voltage held dynamically in a NAND chain channel region 1 2007
7,428,171 Non-volatile memory and method with improved sensing 0 2007
7,436,019 Non-volatile memory cells shaped to increase coupling to word lines 8 2007
7,391,645 Non-volatile memory and method with compensation for source line bias errors 3 2007
7,391,646 Non-volatile memory and method with control gate compensation for source line bias errors 3 2007
7,517,756 Flash memory array with increased coupling between floating and control gates 4 2007
7,321,509 Compensating for coupling in non-volatile storage 52 2007
7,295,473 System for reducing read disturb for non-volatile storage 9 2007
7,502,255 Method for cache page copy in a non-volatile memory 4 2007
7,499,320 Non-volatile memory with cache page copy 0 2007
7,535,764 Adjusting resistance of non-volatile memory using dummy memory cells 8 2007
7,858,472 Scalable self-aligned dual floating gate memory cell array and methods of forming the array 0 2007
7,573,773 Flash memory with data refresh triggered by controlled scrub data reads 3 2007
7,477,547 Flash memory refresh techniques triggered by controlled scrub data reads 5 2007
7,904,793 Method for decoding data in non-volatile storage using reliability metrics based on multiple reads 7 2007
7,797,480 Method for reading non-volatile storage using pre-conditioning waveforms and modified reliability metrics 1 2007
7,577,031 Non-volatile memory with compensation for variations along a word line 0 2007
7,508,713 Method of compensating variations along a word line in a non-volatile memory 10 2007
7,745,285 Methods of forming and operating NAND memory with side-tunneling 0 2007
7,643,348 Predictive programming in non-volatile memory 9 2007
7,551,483 Non-volatile memory with predictive programming 9 2007
7,606,071 Compensating source voltage drop in non-volatile storage 6 2007
7,606,072 Non-volatile storage with compensation for source voltage drop 2 2007
7,606,079 Reducing power consumption during read operations in non-volatile storage 3 2007
7,440,327 Non-volatile storage with reduced power consumption during read operations 3 2007
7,463,522 Non-volatile storage with boosting using channel isolation switching 0 2007
7,460,404 Boosting for non-volatile storage using channel isolation switching 3 2007
7,518,919 Flash memory data correction and scrub techniques 6 2007
7,443,736 Substrate electron injection techniques for programming non-volatile charge storage memory cells and for controlling program disturb 5 2007
7,447,081 Methods for improved program-verify operations in non-volatile memories 12 2007
7,492,640 Sensing with bit-line lockout control in non-volatile memory 7 2007
7,489,553 Non-volatile memory with improved sensing having bit-line lockout control 6 2007
7,849,383 Systems and methods for reading nonvolatile memory using multiple reading schemes 3 2007
7,545,678 Non-volatile storage with source bias all bit line sensing 0 2007
7,539,060 Non-volatile storage using current sensing with biasing of source and P-Well 0 2007
7,532,516 Non-volatile storage with current sensing of negative threshold voltages 0 2007
7,489,554 Method for current sensing with biasing of source and P-well in non-volatile storage 0 2007
7,471,567 Method for source bias all bit line sensing in non-volatile storage 6 2007
7,447,079 Method for sensing negative threshold voltages in non-volatile storage using current sensing 17 2007
7,522,457 Systems for erase voltage manipulation in non-volatile memory for controlled shifts in threshold voltage 1 2007
7,457,166 Erase voltage manipulation in non-volatile memory for controlled shifts in threshold voltage 4 2007
7,471,575 Non-volatile memory and method with shared processing for an aggregate of read/write circuits 4 2007
7,532,514 Non-volatile memory and method with bit line to bit line coupled compensation 2 2007
7,885,112 Nonvolatile memory and method for on-chip pseudo-randomization of data within a page and between pages 1 2007
7,894,269 Nonvolatile memory and method for compensating during programming for perturbing charges of neighboring cells 3 2007
7,652,929 Non-volatile memory and method for biasing adjacent word line for verify during programming 9 2007
8,026,170 Method of forming a single-layer metal conductors with multiple thicknesses 3 2007
7,577,034 Reducing programming voltage differential nonlinearity in non-volatile storage 0 2007
7,453,735 Non-volatile memory and control with improved partial page program capability 2 2007
7,561,473 System for performing data pattern sensitivity compensation using different voltage 3 2007
8,296,498 Method and system for virtual fast access non-volatile RAM 0 2007
7,411,827 Boosting to control programming of non-volatile memory 10 2007
7,688,638 Faster programming of multi-level non-volatile storage through reduced verify operations 2 2007
7,609,556 Non-volatile memory with improved program-verify operations 1 2007
7,463,528 Temperature compensation of select gates in non-volatile memory 2 2007
7,460,407 Temperature compensation of voltages of unselected word lines in non-volatile memory based on word line position 1 2007
7,764,547 Regulation of source potential to combat cell source IR drop 2 2007
7,701,761 Read, verify word line reference voltage to track source level 2 2007
7,593,265 Low noise sense amplifier array and method for nonvolatile memory 6 2007
7,468,921 Method for increasing programming speed for non-volatile memory by applying direct-transitioning waveforms to word lines 0 2008
7,567,466 Non-volatile memory with redundancy data buffered in remote buffer circuits 3 2008
7,593,277 Method for compensated sensing in non-volatile memory 0 2008
7,579,247 Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements 4 2008
7,479,677 Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements 2 2008
7,495,956 Reducing read disturb for non-volatile storage 7 2008
7,447,065 Reducing read disturb for non-volatile storage 7 2008
7,440,318 Reducing read disturb for non-volatile storage 6 2008
7,834,386 Non-volatile memory with epitaxial regions for limiting cross coupling between floating gates 0 2008
7,807,533 Method for forming non-volatile memory with shield plate for limiting cross coupling between floating gates 1 2008
8,239,639 Method and apparatus for providing data type and host file information to a mass storage system 0 2008
8,429,352 Method and system for memory block flushing 0 2008
7,602,652 Systems for programming differently sized margins and sensing with compensations at select states for improved read operations in non-volatile memory 1 2008
7,480,176 Systems for programming differently sized margins and sensing with compensations at select states for improved read operations in non-volatile memory 10 2008
7,577,026 Source and drain side early boosting using local self boosting for non-volatile storage 0 2008
7,606,076 Sensing in non-volatile storage using pulldown to regulated source voltage to remove system noise 4 2008
7,915,664 Non-volatile memory with sidewall channels and raised source/drain regions 0 2008
8,051,240 Compensating non-volatile storage using different pass voltages during program-verify and read 1 2008
7,615,820 Self-aligned trenches with grown dielectric for high coupling ratio in semiconductor devices 0 2008
7,630,248 System that compensates for coupling during programming 1 2008
7,480,179 System that compensates for coupling during programming 9 2008
7,719,902 Enhanced bit-line pre-charge scheme for increasing channel boosting in non-volatile storage 0 2008
7,957,197 Nonvolatile memory with a current sense amplifier having a precharge circuit and a transfer gate coupled to a sense node 1 2008
7,826,271 Nonvolatile memory with index programming and reduced verify 2 2008
7,813,172 Nonvolatile memory with correlated multiple pass programming 2 2008
7,800,945 Method for index programming and reduced verify in nonvolatile memory 2 2008
7,796,435 Method for correlated multiple pass programming in nonvolatile memory 3 2008
7,499,324 Non-volatile memory and method with control gate compensation for source line bias errors 3 2008
7,800,956 Programming algorithm to reduce disturb with minimal extra time penalty 3 2008
7,751,249 Minimizing power noise during sensing in memory device 2 2008
7,751,250 Memory device with power noise minimization during sensing 0 2008
7,663,950 Method for column redundancy using data latches in solid-state memories 1 2008
8,151,035 Non-volatile memory and method with multi-stream updating 2 2008
7,715,235 Non-volatile memory and method for ramp-down programming 0 2008
7,843,739 System for verifying non-volatile storage using different voltages 1 2008
7,969,778 System that compensates for coupling based on sensing a neighbor using coupling 0 2008
7,616,480 System that compensates for coupling based on sensing a neighbor using coupling 3 2008
7,602,647 System that compensates for coupling based on sensing a neighbor using coupling 3 2008
7,796,430 Non-volatile memory using multiple boosting modes for reduced program disturb 3 2008
8,103,841 Non-volatile memory and method with non-sequential update block management 1 2008
7,913,061 Non-volatile memory and method with memory planes alignment 2 2008
7,945,759 Non-volatile memory and method with phased program failure handling 2 2008
7,768,836 Nonvolatile memory and method with reduced program verify by ignoring fastest and/or slowest programming bits 1 2008
7,733,703 Method for non-volatile memory with background data latch caching during read operations 2 2008
8,225,242 Highly compact non-volatile memory and method thereof 0 2008
7,773,414 Self-boosting system for flash memory cells 0 2008
7,751,244 Applying adaptive body bias to non-volatile storage based on number of programming cycles 2 2008
7,817,476 Non-volatile memory and method with shared processing for an aggregate of read/write circuits 0 2008
7,633,802 Non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages 51 2008
7,944,754 Non-volatile memory and method with continuous scanning time-domain sensing 0 2008
7,813,181 Non-volatile memory and method for sensing with pipelined corrections for neighboring perturbations 2 2008
8,244,960 Non-volatile memory and method with write cache partition management methods 1 2009
8,094,500 Non-volatile memory and method with write cache partitioning 1 2009
8,040,744 Spare block management of non-volatile memories 31 2009
7,778,106 Read operation for non-volatile storage with compensation for coupling 1 2009
7,613,068 Read operation for non-volatile storage with compensation for coupling 3 2009
RE43417 Deep wordline trench to shield cross coupling between adjacent cells for scaled NAND 0 2009
7,808,832 Non-volatile memory and method with improved sensing having a bit-line lockout control 1 2009
7,864,570 Self-boosting system with suppression of high lateral electric fields 0 2009
7,894,273 Nonvolatile memory and method with reduced program verify by ignoring fastest and/or slowest programming bits 1 2009
8,004,895 Flash memory data correction and scrub techniques 1 2009
7,790,562 Method for angular doping of source and drain regions for odd and even NAND blocks 2 2009
8,254,177 Programming non-volatile memory with variable initial programming pulse 0 2009
8,045,375 Programming non-volatile memory with high resolution variable initial programming pulse 1 2009
8,117,380 Management of non-volatile memory systems having large erase blocks 0 2009
8,027,195 Folding data stored in binary format into multi-state format within non-volatile memory devices 3 2009
7,962,777 Flash memory system startup operation 1 2009
7,974,124 Pointer based column selection techniques in non-volatile memories 0 2009
7,768,834 Non-volatile storage system with initial programming voltage based on trial 1 2009
8,364,883 Scheduling of housekeeping operations in flash memory systems 0 2009
7,936,602 Use of data latches in cache operations of non-volatile memories 0 2009
7,907,458 Non-volatile memory with redundancy data buffered in remote buffer circuits 0 2009
7,852,678 Non-volatile memory with improved sensing by reducing source line current 3 2009
7,834,392 Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements 1 2009
7,978,526 Low noise sense amplifier array and method for nonvolatile memory 2 2009
7,910,434 Method of reducing coupling between floating gates in nonvolatile memory 0 2009
7,839,685 Soft errors handling in EEPROM devices 3 2009
8,018,769 Non-volatile memory with linear estimation of initial programming voltage 0 2009
8,214,700 Non-volatile memory and method with post-write read and adaptive re-write to manage errors 2009
7,994,004 Flash memory cell arrays having dual control gates per memory cell charge storage element 1 2009
8,301,826 Adaptive mode switching of flash memory address mapping based on host usage characteristics 0 2009
8,284,606 Compensating for coupling during programming 0 2009
7,911,838 Read operation for non-volatile storage with compensation for coupling 0 2009
8,102,705 Structure and method for shuffling data within non-volatile memory devices 3 2009
8,194,470 Methods of forming flash device with shared word lines 1 2009
8,423,866 Non-volatile memory and method with post-write read and adaptive re-write to manage errors 0 2009
8,144,512 Data transfer flows for on-chip folding 3 2009
8,054,684 Non-volatile memory and method with atomic program sequence and write abort detection 0 2009
7,965,562 Predictive programming in non-volatile memory 2 2009
7,978,533 NAND flash memory with a programming voltage held dynamically in a NAND chain channel region 0 2009
8,098,526 Reverse reading in non-volatile memory with compensation for coupling 0 2010
8,209,516 Method and system for dual mode access for storage devices 0 2010
8,179,723 Non-volatile memory with boost structures 0 2010
8,054,681 Read, verify word line reference voltage to track source level 0 2010
8,023,322 Non-volatile memory and method with reduced neighboring field errors 1 2010
8,000,146 Applying different body bias to different substrate portions for non-volatile storage 0 2010
7,965,560 Non-volatile memory with power-saving multi-pass sensing 0 2010
7,984,233 Direct data file storage implementation techniques in flash memories 1 2010
8,214,583 Direct file data programming and deletion in flash memories 2010
8,036,041 Method for non-volatile memory with background data latch caching during read operations 3 2010
8,248,859 Methods of forming and operating NAND memory with side-tunneling 0 2010
8,417,876 Use of guard bands and phased maintenance operations to avoid exceeding maximum latency requirements in non-volatile memory systems 0 2010
8,432,732 Detection of word-line leakage in memory arrays 0 2010
8,305,807 Detection of broken word-lines in memory arrays 0 2010
7,902,031 Method for angular doping of source and drain regions for odd and even NAND blocks 0 2010
8,374,031 Techniques for the fast settling of word lines in NAND flash memory 0 2010
8,106,701 Level shifter with shoot-through current isolation 1 2010
8,045,391 Non-volatile memory and method with improved sensing having bit-line lockout control 0 2010
8,045,378 Nonvolatile memory with correlated multiple pass programming 1 2010
8,014,205 System for verifying non-volatile storage using different voltages 0 2010
8,050,095 Flash memory data correction and scrub techniques 0 2010
8,050,126 Non-volatile memory with improved sensing by reducing source line current 0 2010
8,294,509 Charge pump systems with reduction in inefficiencies due to charge sharing between capacitances 0 2010
8,288,225 Method of reducing coupling between floating gates in nonvolatile memory 0 2011
8,163,622 Method for angular doping of source and drain regions for odd and even NAND blocks 0 2011
8,199,571 Read operation for non-volatile storage with compensation for coupling 0 2011
8,400,839 Nonvolatile memory and method for compensating during programming for perturbing charges of neighboring cells 0 2011
8,228,741 Nonvolatile memory and method with reduced program verify by ignoring fastest and/or slowest programming bits 0 2011
8,363,495 Non-volatile memory with redundancy data buffered in remote buffer circuits 0 2011
8,334,796 Hardware efficient on-chip digital temperature coefficient voltage generator and method 0 2011
8,427,874 Non-volatile memory and method with even/odd combined block decoding 0 2011
8,169,831 High speed sense amplifier array and method for non-volatile memory 1 2011
8,379,454 Detection of broken word-lines in memory arrays 0 2011
8,427,873 Read operation for non-volatile storage with compensation for coupling 0 2011
8,154,923 Non-volatile memory and method with power-saving read and program-verify operations 0 2011
8,159,876 Non-volatile memory and method for power-saving multi-pass sensing 0 2011
8,295,085 Programming non-volatile memory with high resolution variable initial programming pulse 0 2011
8,427,884 Bit scan circuits and method in non-volatile memory 0 2011
8,300,472 Low noise sense amplifier array and method for nonvolatile memory 0 2011
8,164,957 Reducing energy consumption when applying body bias to substrate having sets of nand strings 0 2011
8,432,740 Program algorithm with staircase waveform decomposed into multiple passes 0 2011
8,334,180 Flash memory cell arrays having dual control gates per memory cell charge storage element 0 2011
8,300,457 Non-volatile memory and method with reduced neighboring field errors 0 2011
8,223,554 Programming non-volatile memory with high resolution variable initial programming pulse 0 2011
8,400,212 High voltage charge pump regulation system with fine step adjustment 0 2011
8,239,643 Non-volatile memory and method with control data management 0 2011
8,395,434 Level shifter with negative voltage capability 0 2011
8,351,269 Method for non-volatile memory with background data latch caching during read operations 0 2011
8,300,458 Nonvolatile memory with correlated multiple pass programming 1 2011
8,300,473 Non-volatile memory with improved sensing by reducing source line current 0 2011
8,228,729 Structure and method for shuffling data within non-volatile memory devices 0 2011
8,300,459 Non-volatile memory and method for power-saving multi-pass sensing 0 2012
8,422,302 Programming non-volatile memory with variable initial programming pulse 0 2012
8,411,507 Compensating for coupling during programming 0 2012
8,421,524 Charge pump systems with reduction in inefficiencies due to charge sharing between capacitances 0 2012
 
KABUSHIKI KAISHA TOSHIBA (37)
6,282,117 Nonvolatile semiconductor memory device 46 2000
6,522,580 Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states 557 2001
6,363,010 Nonvolatile semiconductor memory device 58 2001
6,459,612 Nonvolatile semiconductor memory device 12 2001
6,545,909 Nonvolatile semiconductor memory device 47 2002
6,493,265 Nonvolatile semiconductor memory device 41 2002
6,807,095 Multi-state nonvolatile memory capable of reducing effects of coupling between storage elements 156 2002
6,944,063 Non-volatile semiconductor memory with large erase blocks storing cycle counts 36 2003
6,707,719 Nonvolatile semiconductor memory device with double data storage circuit for writing and write-verifying multi-state memory cells 14 2003
6,990,019 Nonvolatile semiconductor memory adapted to store a multi-valued data in a single memory cell 6 2003
7,009,878 Data reprogramming/retrieval circuit for temporarily storing programmed/retrieved data for caching and multilevel logical functions in an EEPROM 29 2003
6,807,104 Nonvolatile semiconductor memory device and data program method thereof 16 2003
7,061,798 Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states 17 2004
7,085,161 Non-volatile semiconductor memory with large erase blocks storing cycle counts 8 2004
7,088,616 Nonvolatile semiconductor memory adapted to store a multi-valued data in a single memory cell 4 2005
7,239,556 NAND-structured flash memory 28 2005
7,355,887 Non-volatile semiconductor memory device having non-selected word lines adjacent to selected word lines being charged at different timing for program disturb control 3 2005
7,224,613 Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states 52 2005
7,379,340 Sense amplifier circuit in non-volatile semiconductor memory comprising a boosting capacitor for boosting the potential at sense node 0 2005
7,365,018 Fabrication of semiconductor device for flash memory with increased select gate width 5 2005
7,295,468 Nonvolatile semiconductor memory device 5 2006
7,286,404 Non-volatile semiconductor memory adapted to store a multi-valued data in a single memory cell 2 2006
7,394,692 Non-volatile semiconductor memory with large erase blocks storing cycle counts 2 2006
7,630,261 Nand-structured flash memory 2 2007
7,405,970 Non-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cell 4 2007
7,505,335 Nonvolatile semiconductor memory device 3 2007
7,672,158 Non-volatile semiconductor memory device having non-selected word lines adjacent to selected word lines being charged at different timing for program disturb control 0 2008
7,567,463 Sense amplifier circuit in multi-level non-volatile semiconductor memory comprising a boosting capacitor for boosting the potential at sense node 0 2008
7,672,168 Non-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cell 1 2008
7,639,544 Non-volatile semiconductor memory 1 2008
7,859,907 Non-volatile semiconductor memory 1 2009
7,864,591 Non-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cell 0 2010
7,940,562 Non-volatile semiconductor memory device having non-selected word lines adjacent to selected word lines being charged at different timing for program disturb control 0 2010
8,144,513 Non-volatile semiconductor memory 0 2010
8,208,311 Non-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cell 0 2010
8,363,467 Non-volatile semiconductor memory device having non-selected word lines adjacent to selected word lines being charged at different timing for program disturb control 0 2011
8,339,853 Nonvolatile semiconductor storage device, nonvolatile semiconductor storage system and method of managing of defective column in nonvolatile semiconductor storage system 0 2012
 
SANDISK CORPORATION (22)
6,908,817 Flash memory array with increased coupling between floating and control gates 19 2002
7,307,881 Non-volatile semiconductor memory with large erase blocks storing cycle counts 3 2004
7,457,910 Method and system for managing partitions in a storage device 10 2005
7,230,854 Method for programming non-volatile memory with self-adjusting maximum program loop 9 2005
7,161,836 Method for programming non-volatile memory with self-adjusting maximum program loop 0 2005
7,023,737 System for programming non-volatile memory with self-adjusting maximum program loop 28 2005
7,541,240 Integration process flow for flash devices with low gap fill aspect ratio 5 2005
7,366,022 Apparatus for programming of multi-state non-volatile memory using smart verify 8 2005
7,301,817 Method for programming of multi-state non-volatile memory using smart verify 71 2005
7,355,888 Apparatus for programming non-volatile memory with reduced program disturb using modified pass voltages 9 2005
7,355,889 Method for programming non-volatile memory with reduced program disturb using modified pass voltages 25 2005
7,315,917 Scheduling of housekeeping operations in flash memory systems 23 2005
7,747,837 Method and system for accessing non-volatile storage devices 4 2005
7,443,726 Systems for alternate row-based reading and writing for non-volatile memory 8 2005
7,349,260 Alternate row-based reading and writing for non-volatile memory 5 2005
7,206,231 System for programming non-volatile memory with self-adjusting maximum program loop 5 2006
7,492,634 Method for programming of multi-state non-volatile memory using smart verify 7 2007
7,573,747 Alternate row-based reading and writing for non-volatile memory 1 2007
7,565,478 Scheduling of housekeeping operations in flash memory systems 2 2007
7,853,772 Method for managing partitions in a storage device 0 2008
7,889,560 Alternate row-based reading and writing for non-volatile memory 0 2009
8,386,861 Non-volatile memory and method with post-write read and adaptive re-write to manage errors 0 2012
 
SANDISK IL LTD. (16)
7,310,347 States encoding in multi-bit flash cells 51 2005
7,493,457 States encoding in multi-bit flash cells for optimizing error rate 8 2005
8,059,456 Programming a NAND flash memory with reduced program disturb 0 2007
7,679,965 Flash memory with improved programming precision 1 2007
7,660,166 Method of improving programming precision in flash memory 1 2007
8,073,648 Measuring threshold voltage distribution in memory using an aggregate characteristic 0 2007
7,613,045 Operation sequence and commands for measuring threshold voltage distribution in memory 1 2007
7,808,819 Method for adaptive setting of state voltage levels in non-volatile memory 3 2008
7,808,836 Non-volatile memory with adaptive setting of state voltage levels 2 2008
7,952,928 Increasing read throughput in non-volatile memory 0 2008
7,848,144 Reverse order page writing in flash memories 3 2008
8,010,755 States encoding in multi-bit flash cells for optimizing error rate 0 2008
8,009,472 Method for adaptive setting of state voltage levels in non-volatile memory 1 2010
8,339,855 Reverse order page writing in flash memories 0 2010
8,099,652 Non-volatile memory and methods with reading soft bits in non uniform schemes 0 2010
8,245,099 States encoding in multi-bit flash cells for optimizing error rate 0 2011
 
SAMSUNG ELECTRONICS CO., LTD. (8)
6,914,827 Flash memory device capable of preventing an over-erase of flash memory cells and erase method thereof 11 2003
7,035,144 Flash memory device having multi-level cell and reading and programming method thereof 32 2004
7,190,624 Flash memory device capable of preventing an over-erase of flash memory cells and erase method thereof 1 2005
7,254,064 Flash memory device having multi-level cell and reading and programming method thereof 18 2006
7,486,554 NAND flash memory devices having shielding lines between wordlines and selection lines 4 2006
7,366,020 Flash memory device capable of preventing an overerase of flash memory cells and erase method thereof 7 2007
7,920,420 Multi bit flash memory device and method of programming the same 2 2007
7,821,825 NAND flash memory devices having shielding lines between wordlines and selection lines 0 2009
 
RENESAS ELECTRONICS CORPORATION (4)
6,381,178 Non-volatile semiconductor memory device and method of rewriting data stored in non-volatile semiconductor memory device 4 2000
6,917,547 Non-volatile semiconductor memory device 7 2003
7,102,943 Non-volatile semiconductor memory device 4 2005
7,403,436 Non-volatile semiconductor memory device 1 2006
 
SANDISK 3D LLC (4)
7,983,065 Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines 5 2009
8,351,236 Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a single-sided word line architecture 0 2010
8,199,576 Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a double-global-bit-line architecture 0 2010
8,339,185 Charge pump system that dynamically selects number of active stages 0 2010
 
ROUND ROCK RESEARCH, LLC (2)
7,212,436 Multiple level programming in a non-volatile memory device 5 2005
7,221,589 Multiple level programming in a non-volatile memory device 7 2006
 
RAMOT AT TEL AVIV UNIVERSITY LTD. (1)
7,681,109 Method of error correction in MBC flash memory 2 2006
 
RAMOT ET TEL AVIV UNIVERSITY LTD. (1)
8,261,157 Method of error correction in MBC flash memory 0 2008
 
SANDISCK CORPORATION LLP (1)
7,408,834 Flash controller cache architecture 13 2007