Emulation module having planar array organization

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6051030
SERIAL NO

09052417

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Emulation modules containing an increased number of emulation processors are logically reconfigured into a plurality of planes which are interconnected by means of multiplexors to avoid I/O pinout complexities introduced by the increase in the number of emulation processors. The emulation processors present on an emulation module chip or board are partitioned into a plurality N of different planes or arrays which are interconnected with one another and with off-chip or off-board components via N-way multiplexors. One set of multiplexors provides an input function for each of the planes. Another N-way multiplexor provides output functionality for these same set of planes. An output driver for off-board or chip communication is connected to an N-way output multiplexor. Likewise, an input receiver receives input from off-chip or off-board sources and supplies this signal to all of the N-way multiplexors which provide input signals to the various arrays of emulation processors. In this way, emulation engines are increased in capacity with virtually no impact on chip or module pinout connection problems.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CADENCE DESIGN SYSTEMS INC2655 SEELY AVENUE BUILDING 5 SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Beausoleil, William F Hopewell Junction, NY 28 1000
Ng, Tak-Kwong Hyde Park, NY 16 776

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation