Layout method for a clock tree in a semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6053950
SERIAL NO

09023208

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A clock signal distribution circuit has a clock tree configuration. In the layout of the clock tree, a standard clock tree is prepared having a route buffer, a plurality of intermediate stage buffer cells and a plurality of last stage buffer cells connected in a hierarchical configuration. All of the clock lines have an equal length. If there are no set of flip-flops ina target integrated circuit corresponding to a set of last stage buffer cells, the set of last stage buffer cells are removed as a whole provided there is not other last stage buffer cells connected to a flip-flop.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
NEC ELECTRONICS CORPORATIONKAWASAKI-SHI KANAGAWA194

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Shinagawa, Naoko Tokyo, JP 1 30

Cited Art Landscape

Patent Info (Count) # Cites Year
 
CADENCE DESIGN SYSTEMS, INC. (1)
* 5452239 Method of removing gated clocks from the clock nets of a netlist for timing sensitive implementation of the netlist in a hardware emulation system 281 1993
 
VLSI TECHNOLOGY, INC. (1)
* 5638291 Method and apparatus for making integrated circuits by inserting buffers into a netlist to control clock skew 49 1994
 
GLOBALFOUNDRIES INC. (1)
* 5799170 Simplified buffer manipulation using standard repowering function 17 1996
 
UNISYS CORPORATION (1)
* 5864487 Method and apparatus for identifying gated clocks within a circuit design using a standard optimization tool 31 1996
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
CADENCE DESIGN SYSTEMS, INC. (2)
* 6751786 Clock tree synthesis for a hierarchically partitioned IC layout 23 2002
* 2003/0208,736 Clock tree synthesis for a hierarchically partitioned IC layout 3 2002
 
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. (2)
7017132 Methodology to optimize hierarchical clock skew by clock delay compensation 8 2003
* 2005/0102,643 Methodology to optimize hierarchical clock skew by clock delay compensation 2 2003
 
GLOBALFOUNDRIES INC. (1)
* 7765425 Incrementally adjustable skew and duty cycle correction for clock signals within a clock distribution network 8 2006
 
SAMSUNG ELECTRONICS CO., LTD. (1)
* 6311314 System and method for evaluating the loading of a clock driver 8 1999
 
SUN MICROSYSTEMS, INC. (3)
* 2003/0074,175 Simulation by parts method for grid-based clock distribution design 2 2001
* 2003/0225,562 Method and apparatus for characterizing timing-sensitive digital logic circuits 4 2002
* 2004/0039,558 System and method for modeling output characteristics of a non-linear device in conjunction with interconnect impedances 0 2002
 
ORACLE AMERICA, INC. (2)
* 6941532 Clock skew verification methodology for grid-based design 7 2001
* 2003/0074,642 Clock skew verification methodology for grid-based design 0 2001
 
SOCIONEXT INC. (3)
* 6487707 LAYOUT DESIGN SYSTEM OF SEMICONDUCTOR IC DEVICE, LAYOUT DESIGN METHOD OF SEMICONDUCTOR IC DEVICE AND COMPUTER-READABLE RECORDING MEDIUM ON WHICH PROGRAMS FOR ALLOWING COMPUTER TO EXECUTE RESPECTIVE MEANS IN THE SYSTEM OR RESPECTIVE STEPS IN THE METHOD ARE RECORDED 6 2000
* 6564353 Method and apparatus for designing a clock distributing circuit, and computer readable storage medium storing a design program 6 2001
* 7181709 Clock delay adjusting method of semiconductor integrated circuit device and semiconductor integrated circuit device formed by the method 2 2004
 
CALLAHAN CELLULAR L.L.C. (2)
* 6954917 Function block architecture for gate array and method for forming an asic 9 2003
* 2003/0214,324 Function block architecture for gate array 1 2003
 
MENTOR GRAPHICS CORPORATION (15)
* 7013442 Synthesis strategies based on the appropriate use of inductance effects 18 2002
7496871 Mutual inductance extraction using dipole approximations 13 2004
7426706 Synthesis strategies based on the appropriate use of inductance effects 13 2006
* 2006/0143,586 Synthesis strategies based on the appropriate use of inductance effects 8 2006
8161438 Determining mutual inductance between intentional inductors 6 2006
* 2006/0282,492 Determining mutual inductance between intentional inductors 13 2006
8091054 Synthesis strategies based on the appropriate use of inductance effects 3 2008
8549449 Mutual inductance extraction using dipole approximations 5 2009
* 2009/0172,613 Mutual Inductance extraction using dipole approximations 10 2009
8214788 High-frequency VLSI interconnect and intentional inductor impedance extraction in the presence of a multi-layer conductive substrate 0 2009
8650522 Determining mutual inductance between intentional inductors 0 2012
8732648 High-frequency VLSI interconnect and intentional inductor impedance extraction in the presence of a multi-layer conductive substrate 8 2012
8826204 Mutual inductance extraction using dipole approximations 0 2013
8910108 High-frequency VLSI interconnect and intentional inductor impedance extraction in the presence of a multi-layer conductive substrate 0 2014
9230054 High-frequency VLSI interconnect and intentional inductor impedance extraction in the presence of a multi-layer conductive substrate 0 2014
 
RENESAS ELECTRONICS CORPORATION (4)
* 6557152 Method of designing signal distribution circuit and system for supporting the same 2 2000
* 6542005 Semiconductor integrated circuit and method of designing the same 4 2001
* 9141739 LSI design method 0 2013
* 2013/0219,352 LSI DESIGN METHOD 4 2013
 
KABUSHIKI KAISHA TOSHIBA (4)
* 2004/0237,060 Integrated circuit device, clock layout system, clock layout method, and clock layout program 5 2004
* 7310007 Logic circuit, system for reducing a clock skew, and method for reducing a clock skew 0 2005
* 2006/0055,423 Logic circuit, system for reducing a clock skew, and method for reducing a clock skew 0 2005
7495476 Logic circuit, system for reducing a clock skew, and method for reducing a clock skew 0 2007
 
NEC ELECTRONICS CORPORATION (2)
* 6530030 Apparatus for and a method of clock tree synthesis allocation wiring 2 2000
* 6412099 Apparatus and method for converting logical connection information of circuit 6 2000
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (2)
* 7409657 Clock tree layout method for semiconductor integrated circuit 2 2005
* 2007/0079,262 Clock tree layout method for semiconductor integrated circuit 0 2005
 
AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. (1)
* 6725389 Method for minimizing clock skew by relocating a clock buffer until clock skew is within a tolerable limit 2 2000
* Cited By Examiner