Writeback cache cell with a dual ported dirty bit cell and method for operating such a cache cell

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6055606
SERIAL NO

08924604

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A writeback cache cell and method for operating a writeback cache. In one example, the method includes reading a memory cell of the writeback cache through a first port to determine whether the memory cell stores a first value which indicates that a memory location in the writeback cache has updated data relative to data stored in another memory and writing the first value to the memory cell through a second port if the reading step determined that the memory cell did not store the first value. An example of a writeback cache cell includes a memory cell storing a first value which indicates that a memory location in the writeback cache has updated data relative to data stored in another memory location when the data stored in the another memory location is invalid and includes a first port coupled to the memory cell and a second port coupled to the memory cell. The first port is used to read the memory cell to determine if the memory cell is storing the first value, and the second port is used to write the first value to the memory cell.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITEDSINGAPORE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Sharma, Vinod San Jose, CA 156 2574

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation