Method and device for suppressing parasitic effects in a junction-isolation integrated circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6060758
SERIAL NO

08976863

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A suppression method is applied to an integrated circuit formed on a substrate of p-type material having at least one region of n-type material with junction isolation, a first electrical contact on the frontal surface of the substrate, a second electrical contact on the n-type region and a third electrical contact on the back of the substrate connected to a reference (ground) terminal of the integrated circuit. To avoid current in the substrate due to the conduction of parasitic bipolar transistors in certain operating conditions of the integrated circuit, the method provides for monitoring the potential of the second contact to detect if this potential departs from the (ground) potential of the reference terminal by an amount greater than a predetermined threshold value. If this occurs the first contact is taken to the potential of the second contact, otherwise they are held at the (ground) potential of the reference terminal. A device and an integrated circuit which utilize the method are also described.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SGS-THOMSON MICROELECTRONICS S R LAGRATE BRIANZA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Pedrazzini, Giorgio Pavia, IT 19 192
Pozzoni, Massimo Pavia, IT 15 79
Ravanelli, Enrico Maria Monza, IT 2 7
Ricotti, Giulio Broni, IT 54 336

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation