Seal system
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 30, 2000
Grant Date -
N/A
app pub date -
Mar 4, 1997
filing date -
Mar 5, 1996
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
The seal system is comprised of a custom integrated circuit utilizing a special CMOS gate-array technology that can be utilized to build inexpensive tamper-resistant electronic seals. The electronic circuit includes a special analog as well as digital, single-chip circuitry that senses the state of the seal, and when interrogated, transmits that state via a 35-bit data word to a seal reader device, allowing remote monitoring and control of containers and expensive goods. Any attempt to tamper with the seal will be recorded in the circuit for later transmittal to the hand-held seal reader/verifier. Each seal has a unique 20-bit identification number, combined with a 6-bit random seal code and a 6-bit resistance value. The seal electronics may be utilized in a way to provide several types of seals, namely, a shipping container seal, an event triggering seal, and event logging seal, and a tamper-proof seal as well as combinations thereof.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully