Reduced pin system interface

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6088761
SERIAL NO

08829581

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides an electronic system which includes an integrated circuit chip having a processor, a memory controller and a bus interface. The bus interface is both a memory interface and a system interface and has at least one address pin line, at least one data transfer pin line and at least one control pin line and is coupled to the processor and the memory controller. An S-DRAM is coupled to the bus interface wherein the processor and the S-DRAM share the same address pin line and data transfer pin line reducing the number of pins necessary to interface with the system. A system interface bridge chip interconnects the bus interface to one or more peripheral devices and includes a protocol module for managing interactions on the bus interface between the processor, the S-DRAM and the system interface bridge chip. An electronic system is thus provided which reduces the number of pins that an integrated circuit chip needs for interfacing without reducing performance.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
XEROX CORPORATION201 MERRITT 7 P O BOX 4505 NORWALK CT 06851-1056

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Aybay, Gunes Burlingame, CA 112 3248

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation