Frame buffer memory system for reducing page misses when rendering with color and Z buffers

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6091428
SERIAL NO

09053590

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a computer image generation system, a method for reducing page switches when rendering polygons to a color and Z-buffer using a memory subsystem with N banks of memory. The method is performed by first allocating the pages of a first memory subsystem (Z-buffer or color) to consecutive and contiguous pages of the frame buffer memory, where the individual frame buffer memory pages reside in one of N banks of memory. The second memory subsystem(Z-buffer or color)is then allocated according to the following rule: the allocation of the second memory subsystem is made such that its first page does not reside in a memory bank whose index is equal to the index of the memory bank allocated to the first page of the memory subsystem. The allocation rule effectively reduces page switches by virtue of being able to access different memory banks for both Z-buffer and color read and writes thereby by avoiding the computational costs associated with opening multiple memory pages in the same memory bank.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BLVD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Piazza, Thomas A Granite Bay, CA 71 1167
Radecki, Matthew Oviedo, FL 1 14

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation