Sealed semiconductor device with positional deviation between upper and lower molds

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6100598
SERIAL NO

09034405

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a semiconductor device having a resin-encapsulated structure, the width of an upper-mold portion of a package in a direction parallel to inner leads is made smaller than that of a lower-mold portion of the package so that the upper-mold portion cannot extend further towards outer leads than the lower-mold portion. Therefore, the amount of the positional deviation between an actual package region and a prospective package region is small and tiebars can be arranged close to the prospective package region in a lead frame. Since a fixed distance is ensured between the tiebars and the actual package region after molding, damage to the package is prevented during tiebar cutting. Since the amount of extension of any resin burr is small, a deflashing step is omitted.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NIPPON STEEL SEMICONDUCTOR CORPORATIONTATEYAMA-SHI 1580 YAMAMOTO CHIBA-KEN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kanesaka, Kenji Tateyama, JP 1 24

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation