Synchronous semiconductor memory device employing temporary data output stop scheme
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 8, 2000
Grant Date -
N/A
app pub date -
Nov 20, 1998
filing date -
Jun 12, 1998
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
In a synchronous semiconductor memory device in which an internal clock signal from an internal timing clock signal generating circuit is branched in the form of a tree by driver circuits and applied to output buffers and data are output in synchronization with the internal clock signal, the driver circuit of the first stage is constituted by an NAND gate and an inverter. When output is to be temporarily stopped, an enabling signal is set to 'L' level, so that the NAND gate is closed, output of the clock signal to each driver circuit is stopped, and thus power consumption is reduced.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully